
MOTOROLA
System Integration Module
9-1
Section 9
System Integration Module
9.1
SIM INTRODUCTION
This section describes the operation and programming model of the System Integration Module (SIM)
registers, including the interrupt controller and system-protection functions for the MCF5249. The SIM
provides overall control of the internal and external buses and serves as the interface between the
ColdFire core processor and the internal peripherals or external devices. The SIM also configures the
general purpose input/output and enables the CPU STOP instruction.
9.1.1
SIM FEATURES
Module Base Address Register (MBAR and MBAR2)
–
Base address location of all internal peripherals and SIM resources
–
Address space masking to internal peripherals and SIM resources
Interrupt Controller
–
Two interrupt controllers
–
Programmable interrupt level (1-7) for internal peripheral interrupts
System Protection and Reset Status
–
Reset status to indicate cause of last reset
–
Software watchdog timer with optional secondary bus monitor functionality
Bus Arbitration Control Register (MPARK)
–
Enables display of internal accesses on the external bus for debug
General purpose input/output registers
–
Defines general-purpose inputs and outputs
–
Edge interrupt triggers on general-purpose I/Os, 0 to 7
Software interrupts
–
Allow programmer to make interrupt pending under software control
9.2
PROGRAMMING MODEL
9.2.1
SIM REGISTER MEMORY MAP
Table 9-1 shows the memory map of all the SIM registers. The internal registers in the SIM are
memory-mapped registers offset from the MBAR or MBAR2 address pointers. The following list addresses
some issues regarding the programming model table:
The Module Base Address Registers are accessed in supervisor mode only using the MOVEC
instruction.
The MBAR and MBAR2 are accessible using the debug module as read/write registers.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.