
GPIO
2-4
MCF5249UM
MOTOROLA
Note: The CMD_SDIO2, SDATA0_SDIO1, RSTO/SDATA2_BS2, A25, QSPI_CS1,
QSPI_CS3, SDRAM_CS2, EBUOUT2, BUFENB2, SUBR, SFSY, RCK, SRE,
LRCK3, SWE, and the SCLK3 signals are only used in the 160 MAPBGA package.
2.2
GPIO
Many pins have a GPIO as first or second function. If gpio is second function, following rules apply:
General purpose input is always active, regardless of state of pin.
General purpose output or primary output is determined by value written to gpio function select
register.
Power-on reset function is not gpio
2.3
MCF5249 BUS SIGNALS
These signals provide the external bus interface to the MCF5249.
2.3.1
ADDRESS BUS
The address bus provides the address of the byte or most significant byte of the word or longword
being transferred.The address lines also serve as the DRAM address pins, providing multiplexed row
and column address signals.
Bits 23 down to 1 and 25 of the address are available. A25 is intended to be used with 256 Mbit
DRAM’s. Signals are named:
A[23:1]
A[25]/GPO8
2.3.2
READ-WRITE CONTROL
This signal indicates during any bus cycle whether a read or write is in progress. A low is write cycle and a
high is a read cycle.
Test Clock
TCK
Clock signal for IEEE 1149.1A JTAG.
In
Test Reset/Development
Serial Clock
TRST/DSCLK
Multiplexed signal that is
asynchronous reset for JTAG
controller. Clock input for debug
module.
In
Test Mode Select/ Break
Point
TMS/BKPT
Multiplexed signal that is test mode
select in JTAG mode and a hardware
break-point in debug mode.
In
Test Data Input /
Development Serial Input
TDI/DSI
Multiplexed serial input for the JTAG
or background debug module.
In
Test Data
Output/Development
Serial Output
TDO/DSO
Multiplexed serial output for the
JTAG or background debug module.
Out
Table 2-1 MCF5249 Signal Index (Continued)
SIGNAL NAME
MNEMONIC
FUNCTION
INPUT/
OUTPUT
RESET
STATE
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.