MOTOROLA
MC68349 USER'S MANUAL
7- 25
INTB—Interrupt Breakpoint
Setting the interrupt breakpoint bit sets the BRKP bit in the CSR. The logic AND of INTB
and BRKP generates an interrupt request.
1 = Enables an IRQ≈ when a breakpoint is recognized and the channel is the bus
master.
0 = Does not enable an IRQ≈ when a breakpoint is recognized and the channel is the
bus master.
INTN—Interrupt Normal
1 = Enables IRQ≈ when the channel finishes a transfer without an error condition
(CSR DONE bit is set).
0 = Does not enable IRQ≈ when the channel finishes a transfer without an error
condition.
INTE—Interrupt Error
1 = Enables IRQ≈ when the channel encounters an error on source read (CSR BES
bit is set), destination write (CSR BED bit is set), or configuration for channel
setup (CSR CONF bit is set).
0 = Does not enable IRQ≈ when the channel encounters an error on source read,
destination write, or configuration for channel setup.
ECO—External Control Option
If request generation is programmed to be internal (REQ bits = 00), this bit has no effect.
Single-Address Mode—This bit defines the direction of transfer.
1 = If request generation is programmed to be external (REQ = 1x), the requesting
device receives the data (read from memory), and the control signals (DREQ≈,
DACK≈ , and DONE≈) are used by the requesting device to write data during the
source (read) portion of the transfer.
0 = If request generation is programmed to be external (REQ = 1x), the requesting
device provides the data (write to memory), and the control signals (DREQ≈,
DACK≈ , and DONE≈) are used by the requesting device to provide data during the
destination (write) portion of the transfer.
Dual-Address Mode—This bit defines which device generates requests.
1 = If request generation is programmed to be external (REQ = 1x), the source device
generates the request, and the control signals (DREQ≈, DACK≈ , and DONE≈) are
part of the source (read) portion of the transfer.
0 = If request generation is programmed to be external (REQ = 1x), the destination
device generates the request, and the control signals (DREQ≈, DACK≈ , and
DONE≈) are part of the destination (write) portion of the transfer.