參數(shù)資料
型號: M5M4V4S40CTP-12
廠商: Mitsubishi Electric Corporation
英文描述: 4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM
中文描述: 4分(2 -銀行甲131072字x 16位)同步DRAM
文件頁數(shù): 23/45頁
文件大?。?/td> 1458K
代理商: M5M4V4S40CTP-12
23
M5M4V4S40CTP-12, -15
Feb ‘97
Preliminary
MITSUBISHI LSIs
4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM
MITSUBISHI ELECTRIC
SDRAM (Rev. 0.3)
AUTO REFRESH
Auto-refresh is initiated with a REFA command (/CS= /RAS= /CAS= L, /WE= /CKE= H). The refresh
address is generated internally. 1024 REFA cycles issued within 16.4ms will refresh the entire 4Mbit
memory array. The auto-refresh is alternately performed on each bank (ping-pong). Before performing an
auto-refresh, both banks must be in the idle state. Subsequent commands (except NOP or DESELECT)
must not be asserted before tRC from the REFA command.
Auto-Refresh
CLK
/CS
/RAS
/CAS
/WE
CKE
A0-8
BA
Auto Refresh on Bank 0
Auto Refresh on Bank 1
minimum tRC
NOP or DESLECT
相關(guān)PDF資料
PDF描述
M5M4V4S40CTP-15 4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM
M5M4V64S30ATP-10L 64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
M5M4V64S30ATP-10 Octal D-Type Transparent Latches With 3-State Outputs 20-TSSOP -40 to 85
M5M4V64S30ATP-12 64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
M5M4V64S30ATP-8 30V N-Channel PowerTrench MOSFET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5M4V4S40CTP-15 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM
M5M4V64S20ATP-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-10L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-12 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM