參數(shù)資料
型號: M5M4V4S40CTP-12
廠商: Mitsubishi Electric Corporation
英文描述: 4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM
中文描述: 4分(2 -銀行甲131072字x 16位)同步DRAM
文件頁數(shù): 2/45頁
文件大?。?/td> 1458K
代理商: M5M4V4S40CTP-12
2
M5M4V4S40CTP-12, -15
Feb ‘97
Preliminary
MITSUBISHI LSIs
4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM
MITSUBISHI ELECTRIC
SDRAM (Rev. 0.3)
BLOCK DIAGRAM
Address Buffer
A0-8
BA
Control Signal Buffer
/CS /RAS /CAS
/WE
DQML
CLK
CKE
Clock Buffer
Memory Array
Bank #0
Memory Array
Bank #1
Control Circuitry
I/O Buffer
DQ0-15
Mode
Register
DQMU
Type Designation Code
M 5M 4 V 4 S 4 0 C TP - 12
Cycle Time (min.) 12: 12ns, 15: 15ns
Package Type TP: TSOP(II)
Process Generation
Function 0: Random Column, 1: 2N-rule
Organization 2n 4: x16
Synchronous DRAM
Density 4:4M bits
Interface V:LVTTL
Memory Style (DRAM)
Use, Recommended Operating Conditions, etc
Mitsubishi Main Designation
These rules are only applied to the Synchronous DRAM family.
相關(guān)PDF資料
PDF描述
M5M4V4S40CTP-15 4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM
M5M4V64S30ATP-10L 64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
M5M4V64S30ATP-10 Octal D-Type Transparent Latches With 3-State Outputs 20-TSSOP -40 to 85
M5M4V64S30ATP-12 64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
M5M4V64S30ATP-8 30V N-Channel PowerTrench MOSFET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5M4V4S40CTP-15 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM
M5M4V64S20ATP-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-10L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-12 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM