![](http://datasheet.mmic.net.cn/110000/M32186F8VFP_datasheet_3496152/M32186F8VFP_146.png)
6
INTERNAL MEMORY
6-4
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
<Upon exiting reset: H'0000>
b
Bit Name
Function
R
W
0
RAMWRIST0
0: Area 0 interrupt not request
R (Note 1)
(Area 0 RAM write monitor interrupt status bit)
1: Area 0 interrupt requested
1
RAMWRIST1
0: Area 1 interrupt not request
R (Note 1)
(Area 1 RAM write monitor interrupt status bit)
1: Area 1 interrupt requested
2
RAMWRIST2
0: Area 2 interrupt not request
R (Note 1)
(Area 2 RAM write monitor interrupt status bit)
1: Area 2 interrupt requested
3
RAMWRIST3
0: Area 3 interrupt not request
R (Note 1)
(Area 3 RAM write monitor interrupt status bit)
1: Area 3 interrupt requested
4
RAMWRIST4
0: Area 4 interrupt not request
R (Note 1)
(Area 4 RAM write monitor interrupt status bit)
1: Area 4 interrupt requested
5
RAMWRIST5
0: Area 5 interrupt not request
R (Note 1)
(Area 5 RAM write monitor interrupt status bit)
1: Area 5 interrupt requested
6
RAMWRIST6
0: Area 6 interrupt not request
R (Note 1)
(Area 6 RAM write monitor interrupt status bit)
1: Area 6 interrupt requested
7
RAMWRIST7
0: Area 7 interrupt not request
R (Note 1)
(Area 7 RAM write monitor interrupt status bit)
1: Area 7 interrupt requested
8
RAMWRIST8
0: Area 8 interrupt not request
R (Note 1)
(Area 8 RAM write monitor interrupt status bit)
1: Area 8 interrupt requested
9
RAMWRIST9
0: Area 9 interrupt not request
R (Note 1)
(Area 9 RAM write monitor interrupt status bit)
1: Area 9 interrupt requested
10
RAMWRIST10
0: Area 10 interrupt not request
R (Note 1)
(Area 10 RAM write monitor interrupt status bit)
1: Area 10 interrupt requested
11
RAMWRIST11
0: Area 11 interrupt not request
R (Note 1)
(Area 11 RAM write monitor interrupt status bit)
1: Area 11 interrupt requested
12
RAMWRIST12
0: Area 12 interrupt not request
R (Note 1)
(Area 12 RAM write monitor interrupt status bit)
1: Area 12 interrupt requested
13
RAMWRIST13
0: Area 13 interrupt not request
R (Note 1)
(Area 13 RAM write monitor interrupt status bit)
1: Area 13 interrupt requested
14
RAMWRIST14
0: Area 14 interrupt not request
R (Note 1)
(Area 14 RAM write monitor interrupt status bit)
1: Area 14 interrupt requested
15
RAMWRIST15
0: Area 15 interrupt not request
R (Note 1)
(Area 15 RAM write monitor interrupt status bit)
1: Area 15 interrupt requested
Note 1: Only writing "0" is effective. Writing "1" has no effect; the bit retains the value it had before the write.
Note: This register must always be accessed in halfwords.
If the CPU, DMA, SDI (tool), or NBD attempted to write to any area that is “disabled against write” by the RAM
Write Disable Control Register, the corresponding bit in this register is set to "1." The bit is cleared by writing a "0"
in software.
When writing to this register, be sure to write a "0" for the bits to be cleared and a "1" for all other bits. Writing a
"1" to any bit in this register has no effect, so the bit retains the value it had before the write.
b0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
b15
RAMWRIST0
RAMWRIST1
RAMWRIST3 RAMWRIST4 RAMWRIST5
RAMWRIST8
0000000000000000
RAMWRIST15
RAMWRIST14
RAMWRIST13
RAMWRIST12
RAMWRIST11
RAMWRIST10
RAMWRIST9
RAMWRIST7
RAMWRIST6
RAMWRIST2
6.3 Internal RAM Protect Function
RAM Write Monitor Interrupt Status Register (RAMWRIST)
<Address: H’0080 0530>