![](http://datasheet.mmic.net.cn/110000/M32186F8VFP_datasheet_3496152/M32186F8VFP_470.png)
10.8 TOU (Output-Related 24-Bit Timer)
MULTIJUNCTION TIMERS
10
10-174
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
10.8.14 Operation in TOU PWM Output Mode (without Correction Function)
(1) Outline of TOU PWM output mode
In PWM output mode, the timer uses two reload registers to generate a waveform with a given duty
cycle.When PWM output mode, it is operated as a 16 bit timer.
When the timer is enabled after setting the initial values in the reload 0 and reload 1 registers, the counter is
loaded with the value that " the reload 0 register -1" and starts counting down synchronously with the count
clock at the next cycle. The next cycle after the first time the counter underflows, it is loaded with the value
that " the reload 1 register -1" and continues counting. Thereafter, the counter is loaded with the reload 0
and reload 1 register values alternately each time an underflow occurs. The " reload 0 register set value + 1"
and " reload 1 register set value + 1" respectively are effective as count values. The timer stops at the same
time count is disabled by writing to the enable bit (and not in synchronism with PWM output period).
The F/F output waveform in PWM output mode is inverted (F/F output level changes from "L" to "H" or vice
versa) when the counter starts counting and each time it underflows. An interrupt request and DMA transfer
request can be generated at even-numbered occurrences of underflow after the counter is enabled.
If the value "H'FFFF" is set in either the reload 0 register or the reload 1 register, F/F output will not be
inverted although an interrupt request is generated upon underflow, making it possible to produce a 0% or
100% duty-cycle PWM output. Because a 0% or 100% duty-cycle needs to be determined when reloading
the counter, there is a one count clock equivalent delay before F/F is inverted and an interrupt or DMA
transfer request is generated. However, startup requests to other timers are not delayed. For details, see
Section 10.8.19, “0% or 100% Duty-Cycle Wave Output during PWM Output and Single-shot PWM Output
Modes.”
Note that TOU’s PWM output mode does not have the count correction function.