![](http://datasheet.mmic.net.cn/110000/M32186F8VFP_datasheet_3496152/M32186F8VFP_540.png)
11
A/D CONVERTER
11-42
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
11.3 Functional Description of A/D Converter
(5) Total A/D conversion time
A total A/D conversion time in various modes are shown in the table below.
Table 11.3.6 A/D Conversion Time (Total Time)
Unit: BCLK
Conversion start method Conversion speed
Conversion mode (Note 1)
Conversion time
When fast sample-
and-hold enabled
Software and
2BCLK
Slow
Normal
Single mode
598
382
hardware triggers
mode
speed
Single-shot scan,
(596
× n)+2
(380
× n)+2
(Note 2)
n-channel scan/continuous mode
Comparator mode
94
Simultaneous sampling
1194
762
Double
Single mode
346
202
speed
Single-shot scan,
(344
× n)+2
(200
× n)+2
n-channel scan/continuous mode
Comparator mode
58
Simultaneous sampling
690
402
Fast
Normal
Single mode
262
190
mode
speed
Single-shot scan,
(260
× n)+2
(188
× n)+2
n-channel scan/continuous mode
Comparator mode
46
Simultaneous sampling
522
378
Double
Single mode
178
106
speed
Single-shot scan,
(176
× n)+2
(104
× n)+2
n-channel scan/continuous mode
Comparator mode
34
Simultaneous sampling
354
210
BCLK
Slow
Normal
Single mode
299
191
mode
speed
Single-shot scan,
(298
× n)+1
(190
× n)+1
n-channel scan/continuous mode
Comparator mode
47
Simultaneous sampling
597
381
Double
Single mode
173
101
speed
Single-shot scan,
(172
× n)+1
(100
× n)+1
n-channel scan/continuous mode
Comparator mode
29
Simultaneous sampling
345
201
Fast
Normal
Single mode
131
95
mode
speed
Single-shot scan,
(130
× n)+1
(94
× n)+1
n-channel scan/continuous mode
Comparator mode
23
Simultaneous sampling
261
189
Double
Single mode
89
53
speed
Single-shot scan,
(88
× n)+1
(52
× n)+1
n-channel scan/continuous mode
Comparator mode
17
Simultaneous sampling
177
105
Note 1: For single mode and comparator mode, this indicates an A/D conversion or comparate time per channel. For single-
shot and continuous scan modes, this indicates an A/D conversion time per scan loop, and for simultaneous
sampling, this indicates total time for the first and second conversion.
Note 2: This indicates a time from when a register write cycle has finished to when an A/D conversion completion interrupt
request is generated, or a time from when an event bus or other MJT event has occurred to when an A/D conversion
completion interrupt request is generated.
Note: During 2BCLK mode, 1-2BCLK cycle(s) will be additionally generated at each start/end dummy cycle to synchronize
with the clock.