參數(shù)資料
型號(hào): LSIFC909
英文描述: LSIFC909 Fibre Channel I/O Processor technical manual v2.1 8/00
中文描述: LSIFC909光纖通道I / O處理器技術(shù)手冊(cè)2.1 8 / 00
文件頁(yè)數(shù): 61/144頁(yè)
文件大?。?/td> 1496K
代理商: LSIFC909
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
PCI Cache Mode
5-5
The PCI configuration
Command
register, bit 4 must be set.
The
Cache Line Size
register must contain a legal burst size (2, 4,
8, 16, 32, 64, or 128) value.
The chip must have enough bytes in the DMA FIFO to complete at
least one full cache line burst.
The chip must be aligned to a cache line boundary.
When these conditions have been met, the LSIFC909 issues a Write and
Invalidate command instead of a Memory Write command during all PCI
write cycles.
5.3.3.2 Multiple Cache Line Transfers
The Write and Invalidate command can write multiple cache lines of data
in a single bus ownership. The chip issues a burst transfer as soon as it
reaches a cache line boundary. The size of the transfer is not
automatically the cache line size, but rather a multiple of the cache line
size as allowed for in Revision 2.1 of the PCI specification. The logic
selects the largest multiple of the cache line size based on the amount
of data to transfer.
When the DMA buffer contains less data than the value specified in the
Cache Line Size
register, the LSIFC909 throttles back to a Memory Write
command on the next cache line boundary.
5.3.3.3 Latency
In accordance with the PCI specification, the chip's latency timer is
ignored when issuing a Write and Invalidate command such that when a
latency time-out has occurred, the LSIFC909 continues to transfer up
until a cache line boundary. At that point, the chip relinquishes the bus,
and finishes the transfer at a later time using another bus ownership. If
the chip is transferring multiple cache lines it continues to transfer until
the next cache boundary is reached.
5.3.3.4 PCI Target Retry
During a Write and Invalidate transfer, if the target device issues a retry
(STOP with no TRDY, indicating that no data was transferred), the
LSIFC909 relinquishes the bus and immediately tries to finish the
相關(guān)PDF資料
PDF描述
LSIFC919 LSIFC919 Single Channel Fibre Channel I/O Processor technical manual v2.0 10/01
LSIFC929 LSIFC929 dual channel fibre solutions
LSIFC929X LSIFC929X dual channel fibre solutions
LSIU160 LSIU160 Ultra160 SCSI host adapter
LSIU40HVD LSIU40HVD PCI to Dual Channel SCSI host adapter user's guide v2.2 8/02
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LSIFC919-329BGA 制造商:LSI Corporation 功能描述:Fiber Controller 329-Pin BGA
LSIFC919X 制造商:LSI Corporation 功能描述:456PBGA LSI APPROVES CUST - Bulk
LSIFC929 制造商:LSI Corporation 功能描述:2G PCI DUAL CHANNEL FC CTL - Bulk
LSIFC929-329BGA 制造商:LSI Corporation 功能描述:Fiber Controller 456-Pin BGA
LSIFC929X 制造商:LSI Corporation 功能描述:- Bulk