- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369842 > LSIFC909 LSIFC909 Fibre Channel I/O Processor technical manual v2.1 8/00 PDF資料下載
參數(shù)資料
| 型號： | LSIFC909 |
| 英文描述： | LSIFC909 Fibre Channel I/O Processor technical manual v2.1 8/00 |
| 中文描述： | LSIFC909光纖通道I / O處理器技術(shù)手冊2.1 8 / 00 |
| 文件頁數(shù)： | 45/144頁 |
| 文件大?。?/td> | 1496K |
| 代理商： | LSIFC909 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
4-5
FRAME/
AC6
S/T/S
16 mA
Cycle Frame
is driven by the current master to
indicate the beginning and duration of an access.
FRAME/ is asserted to indicate a bus transaction
is beginning. While FRAME/ is deasserted, the
transaction is in the final data phase or the bus is
idle.
IRDY/
AB6
S/T/S
16 mA
Initiator Ready
indicates the initiating agent’s
(bus master’s) ability to complete the current data
phase of the transaction. IRDY/ is used with
TRDY/. A data phase is completed on any clock
when both IRDY/ and TRDY/ are sampled
asserted. During a write, IRDY/ indicates that
valid data is present on AD[63:0]. During a read,
it indicates that the master is prepared to accept
data. Wait cycles are inserted until both IRDY/
and TRDY/ are asserted together.
TRDY/
AA6
S/T/S
16 mA
Target Ready
indicates the target agent’s
(selected device’s) ability to complete the current
data phase of the transaction. TRDY/ is used with
IRDY/. A data phase is completed on any clock
when used with IRDY/. A data phase is
completed on any clock when both TRDY/ and
IRDY/ are sampled asserted. During a read,
TRDY/ indicates that valid data is present on
AD[63:0]. During a write, it indicates that the
target is prepared to accept data. Wait cycles are
inserted until both IRDY/ and TRDY/ are asserted
together.
DEVSEL/
AC7
S/T/S
16 mA
Device Select
indicates that the driving device
has decoded its address as the target of the
current access. As an input, it indicates to a
master whether any device on the bus has been
selected.
STOP/
AA7
S/T/S
16 mA
Stop
indicates that the selected target is
requesting the master to stop the current
transaction.
Table 4.1
PCI Interface (Cont.) Signals
Name
BGA Pos
Type
Strength Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LSIFC919 | LSIFC919 Single Channel Fibre Channel I/O Processor technical manual v2.0 10/01 |
| LSIFC929 | LSIFC929 dual channel fibre solutions |
| LSIFC929X | LSIFC929X dual channel fibre solutions |
| LSIU160 | LSIU160 Ultra160 SCSI host adapter |
| LSIU40HVD | LSIU40HVD PCI to Dual Channel SCSI host adapter user＇s guide v2.2 8/02 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LSIFC919-329BGA | 制造商:LSI Corporation 功能描述:Fiber Controller 329-Pin BGA |
| LSIFC919X | 制造商:LSI Corporation 功能描述:456PBGA LSI APPROVES CUST - Bulk |
| LSIFC929 | 制造商:LSI Corporation 功能描述:2G PCI DUAL CHANNEL FC CTL - Bulk |
| LSIFC929-329BGA | 制造商:LSI Corporation 功能描述:Fiber Controller 456-Pin BGA |
| LSIFC929X | 制造商:LSI Corporation 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。