![](http://datasheet.mmic.net.cn/110000/IXF1010_datasheet_3494295/IXF1010_105.png)
10-Port 100/1000 Mbps Ethernet MAC — IXF1010
Preliminary Datasheet
105
Document #: 249839
Revision #: 001
Rev. Date: April 29, 2002
MAC Transfer
Threshold Port 4
Sets the value at which the FIFO begins to
transfer data to MAC. The bottom 3 bits of this
register are ignored, thus the threshold is set in
increments of 8 byte steps.
If this register is set above the standard packet
size (including the 8-byte round-up), full packet
transfers from the FIFO only are allowed.
Transfer begins when either the count value in
this register is exceeded or an End-of-Frame is
received.
0x618
R/W
0x00000040
MAC Transfer
Threshold Port 5
Sets the value at which the FIFO begins to
transfer data to MAC. The bottom 3 bits of this
register are ignored, thus the threshold is set in
increments of 8 byte steps.
If this register is set above the standard packet
size (including the 8-byte round-up), full packet
transfers from the FIFO only are allowed.
Transfer begins when either the count value in
this register is exceeded or an End-of-Frame is
received.
0x619
R/W
0x00000040
MAC Transfer
Threshold Port 6
Sets the value at which the FIFO begins to
transfer data to MAC. The bottom 3 bits of this
register are ignored, thus the threshold is set in
increments of 8 byte steps.
If this register is set above the standard packet
size (including the 8-byte round-up), full packet
transfers from the FIFO only are allowed.
Transfer begins when either the count value in
this register is exceeded or an End-of-Frame is
received.
0x61A
R/W
0x00000040
MAC Transfer
Threshold Port 7
Sets the value at which the FIFO begins to
transfer data to MAC. The bottom 3 bits of this
register are ignored, thus the threshold is set in
increments of 8 byte steps.
If this register is set above the standard packet
size (including the 8-byte round-up), full packet
transfers from the FIFO only are allowed.
Transfer begins when either the count value in
this register is exceeded or an End-of-Frame is
received.
0x61B
R/W
0x00000040
Table 78. MAC Transfer Threshold Ports 0 to 9 (Addr: 0x614 - 0x61D) (Continued)
Name2
Description3
Address
Type1
Default
1. RO = Read Only; RR = Clear on Read; W = Write; R/W = Read/Write
2. For all MAC Transfer Threshold Registers, the following bit definitions apply to all ports (0:9):
Bits 31:13 - Reserved and RO.
Bits 12:0 - Described above.
3. For proper operation of the IXF1010, the MAC transfer threshold must be set to greater than the MaxBurst1
on the SPI4-2.