![](http://datasheet.mmic.net.cn/110000/IXF1010_datasheet_3494295/IXF1010_43.png)
10-Port 100/1000 Mbps Ethernet MAC — IXF1010
Preliminary Datasheet
43
Document #: 249839
Revision #: 001
Rev. Date: April 29, 2002
When implemented on a board with the M5450 device, the LED DATA bit 1 appears on output bit
3 of the M5450 and the LED DATA bit 2 appears on output bit 4, etc. This means that output bits 1,
2, 3, 34, and 35 will never have valid data and should not be used.
3.5.5
Mode 1: Detailed Operation
Note:
Please refer to manufacturers’ 74LS/HC595 datasheet for information on device operation.
The operation of the LED Interface in Mode 1 is again based on a 36-bit counter loop. The data for
each LED is placed in turn on the serial data line and clocked out by the LED_CLK.
Figure 16 onpage 44 shows the basic timing relationship and relative positioning in the data stream of each bit.
Figure 16 shows the 36 clocks which are output on the LED_CLK pin. The data changes on the
falling edge of the clock and is valid for the almost the entire clock cycle. This ensures that the data
is valid during the rising edge of the LED_CLK, which is used to clock the data into the Shift
Register chain devices.
The LED_LATCH signal is required in Mode 1, and is used to latch the data shifted into the shift
register chain into the output latches of the 74HC595 device. As seen in
Figure 16, the
LED_LATCH signal is active High during the Low period on the 36th LED_CLK cycle. This
avoids any possibility of trying to latch data as it is shifting through the register.
Table 12. Mode 0 Clock Cycle to Data Bit Relationship
LED_CLK CYCLE
LED_DATA NAME
LED_DATA DESCRIPTION
1START BIT
This bit is used to synchronize the M5450 device to expect
35 bits of data to follow.
2:3
PAD BITS
These bits are used only as fillers in the data stream to
extend the length from the actual 30 bit LED DATA to the
required 36-bit frame length. These bits should always be
a Logic 0.
4:33
LED DATA 1-30
These bits are the actual data transmitted to the M5450
device. The decode for each individual bit in each mode is
The data is TRUE. Logic 1(LED ON) = High
34:36
PAD BITS
These bits are used as fillers in the data stream to extend
the length from the actual 30-bit LED DATA to the required
36-bit frame length. These bits should always be a Logic
0.