- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377496 > intel386 SX (Intel Corp.) 32-Bit CPU With a 16-Bit External Data Bus And a 24-bit External Address Bus(帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器) PDF資料下載
參數(shù)資料
| 型號： | intel386 SX |
| 廠商： | Intel Corp. |
| 英文描述： | 32-Bit CPU With a 16-Bit External Data Bus And a 24-bit External Address Bus(帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器) |
| 中文描述： | 32位16位外部數(shù)據(jù)總線和24位外部地址總線CPU（帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器） |
| 文件頁數(shù)： | 50/102頁 |
| 文件大?。?/td> | 1166K |
| 代理商： | INTEL386 SX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
Intel386
TM
SX MICROPROCESSOR
Non-Pipelined Address
Any bus cycle may be performed with non-pipelined
address timing. For example, Figure 5.6 shows a
mixture of read and write cycles with non-pipelined
address timing. Figure 5.6 shows that the fastest
possible cycles with non-pipelined address have two
bus states per bus cycle. The states are named T1
and T2. In phase one of T1, the address signals and
bus cycle definition signals are driven valid and, to
signal their availability, address strobe (ADS
Y
) is
simultaneously asserted.
During read or write cycles, the data bus behaves as
follows. If the cycle is a read, the Intel386 SX Micro-
processor floats its data signals to allow driving by
the external device being addressed.
The Intel386
SX Microprocessor requires that all data bus
pins be at a valid logic state (HIGH or LOW) at
the end of each read cycle, when READY
Y
is
asserted. The system MUST be designed to
meet this requirement.
If the cycle is a write, data
signals are driven by the Intel386 SX Microproces-
sor beginning in phase two of T1 until phase one of
the bus state following cycle acknowledgment.
Figure 5.7 illustrates non-pipelined bus cycles with
one wait state added to Cycles 2 and 3. READY
Y
is
sampled inactive at the end of the first T2 in Cycles
2 and 3. Therefore Cycles 2 and 3 have T2 repeated
again. At the end of the second T2, READY
Y
is
sampled active.
When address pipelining is not used, the address
and bus cycle definition remain valid during all wait
states. When wait states are added and it is desir-
able to maintain non-pipelined address timing, it is
necessary to negate NA
Y
during each T2 state ex-
cept the last one, as shown in Figure 5.7 Cycles 2
and 3. If NA
Y
is sampled active during a T2 other
than the last one, the next state would be T2I or T2P
instead of another T2.
When address pipelining is not used, the bus states
and transitions are completely illustrated by Figure
5.8. The bus transitions between four possible
states, T1, T2, T
i
, and T
h
. Bus cycles consist of T1
and T2, with T2 being repeated for wait states. Oth-
erwise the bus may be idle, T
i
, or in the hold ac-
knowledge state T
h
.
240187–23
Bus States:
T1Dfirst clock of a non-pipelined bus cycle (Intel386
TM
SX CPU drives new address and asserts ADS
Y
).
T2Dsubsequent clocks of a bus cycle when NA
Y
has not been sampled asserted in the current bus cycle.
TiDidle state.
ThDhold acknowledge state (Intel386 SX CPU asserts HLDA).
The fastest bus cycle consists of two states T1 and T2.
Four basic bus states describe bus operation when not using pipelined address.
Figure 5.8. Bus States (not using pipelined address)
50
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| INTEL386 | Intel386 EX Embedded Microprocessor |
| Intel387 dx | DX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) |
| Intel387 sx | SX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) |
| INTEL486 GX | Emedded Ultra-Low Power INTEL486 GX Processor(嵌入式超低能量處理器) |
| INTEL486 SX | Emedded Ultra-Low Power INTEL486 SX Processor(嵌入式超低能量處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEL387 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM SX MATH COPROCESSOR |
| INTEL387DX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Intel387 DX - MATH COPROCESSOR |
| INTEL387SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387 SX - MATH COPROCESSOR |
| INTEL387TMDX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM DX MATH COPROCESSOR |
| INTEL740 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Graphics (GUI) Accelerator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。