- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377496 > intel386 SX (Intel Corp.) 32-Bit CPU With a 16-Bit External Data Bus And a 24-bit External Address Bus(帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器) PDF資料下載
參數(shù)資料
| 型號： | intel386 SX |
| 廠商： | Intel Corp. |
| 英文描述： | 32-Bit CPU With a 16-Bit External Data Bus And a 24-bit External Address Bus(帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器) |
| 中文描述： | 32位16位外部數(shù)據(jù)總線和24位外部地址總線CPU（帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器） |
| 文件頁數(shù)： | 49/102頁 |
| 文件大?。?/td> | 1166K |
| 代理商： | INTEL386 SX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
Intel386
TM
SX MICROPROCESSOR
Two choices of address timing are dynamically se-
lectable: non-pipelined or pipelined. After an idle bus
state, the processor always uses non-pipelined ad-
dress timing. However the NA
Y
(Next Address) in-
put may be asserted to select pipelined address tim-
ing for the next bus cycle. When pipelining is select-
ed and the Intel386 SX Microprocessor has a bus
request pending internally, the address and defini-
tion of the next cycle is made available even before
the current bus cycle is acknowledged by READY
Y
.
Terminating a read or write cycle, like any bus cycle,
requires acknowledging the cycle by asserting the
READY
Y
input. Until acknowledged, the processor
inserts wait states into the bus cycle, to allow adjust-
ment for the speed of any external device. External
hardware, which has decoded the address and bus
cycle type, asserts the READY
Y
input at the appro-
priate time.
At the end of the second bus state within the bus
cycle, READY
Y
is sampled. At that time, if external
hardware acknowledges the bus cycle by asserting
READY
Y
, the bus cycle terminates as shown in Fig-
ure 5.6. If READY
Y
is negated as in Figure 5.7, the
Intel386 SX Microprocessor executes another bus
state (a wait state) and READY
Y
is sampled again
at the end of that state. This continues indefinitely
until the cycle is acknowledged by READY
Y
assert-
ed.
When the current cycle is acknowledged, the
Intel386 SX Microprocessor terminates it. When a
read cycle is acknowledged, the Intel386 SX Micro-
processor latches the information present at its data
pins. When a write cycle is acknowledged, the
Intel386 SX CPU’s write data remains valid through-
out phase one of the next bus state, to provide write
data hold time.
240187–22
Idle states are shown here for diagram variety only. Write cycles are
not
always followed by an idle state. An active bus
cycle can immediately follow the write cycle.
Figure 5.7. Various Bus Cycles with Non-Pipelined Address (various number of wait states)
49
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| INTEL386 | Intel386 EX Embedded Microprocessor |
| Intel387 dx | DX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) |
| Intel387 sx | SX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) |
| INTEL486 GX | Emedded Ultra-Low Power INTEL486 GX Processor(嵌入式超低能量處理器) |
| INTEL486 SX | Emedded Ultra-Low Power INTEL486 SX Processor(嵌入式超低能量處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEL387 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM SX MATH COPROCESSOR |
| INTEL387DX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Intel387 DX - MATH COPROCESSOR |
| INTEL387SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387 SX - MATH COPROCESSOR |
| INTEL387TMDX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM DX MATH COPROCESSOR |
| INTEL740 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Graphics (GUI) Accelerator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。