參數(shù)資料
型號(hào)： intel386 SX
廠商： Intel Corp.
英文描述： 32-Bit CPU With a 16-Bit External Data Bus And a 24-bit External Address Bus(帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器)
中文描述： 32位16位外部數(shù)據(jù)總線和24位外部地址總線CPU（帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器）
文件頁(yè)數(shù)： 43/102頁(yè)
文件大?。?/td> 1166K
代理商： INTEL386 SX
Intel386
TM
SX MICROPROCESSOR
questing bus master may control them. These pins
remain OFF throughout the time that HLDA remains
active (see Table 5.3)). Pull-up resistors may be de-
sired on several signals to avoid spurious activity
when no bus master is driving them. See
Resistor
Recommendations
for additional information.
When the HOLD signal is made inactive, the
Intel386 SX Microprocessor will deactivate HLDA
and drive the bus. One rising edge on the NMI input
is remembered for processing after the HOLD input
is negated.
Table 5.3. Output pin State During HOLD
Pin Value Pin Names
1
Float
HLDA
LOCK
Y
, M/IO
Y
, D/C
Y
, W/R
Y
,
ADS
Y
, A
23
–A
1
, BHE
Y
, BLE
Y
, D
15
–D
0
In addition to the normal usage of Hold Acknowl-
edge with DMA controllers or master peripherals,
the near-complete isolation has particular attractive-
ness during system test when test equipment drives
the system, and in hardware fault-tolerant applica-
tions.
HOLD Latencies
The maximum possible HOLD latency depends on
the software being executed. The actual HOLD la-
tency at any time depends on the current bus activi-
ty, the state of the LOCK
Y
signal (internal to the
CPU) activated by the LOCK
Y
prefix, and interrupts.
The Intel386 SX Microprocessor will not honor a
HOLD request until the current bus operation is
complete.
The Intel386 SX Microprocessor breaks 32-bit data
or I/O accesses into 2 internally locked 16-bit bus
cycles; the LOCK
Y
signal is not asserted. The
Intel386 SX Microprocessor breaks unaligned 16-bit
or 32-bit data or I/O accesses into 2 or 3 internally
locked 16-bit bus cycles. Again, the LOCK
Y
signal is
not asserted but a HOLD request will not be recog-
nized until the end of the entire transfer.
Wait states affect HOLD latency. The Intel386 SX
Microprocessor will not honor a HOLD request until
the end of the current bus operation, no matter how
many wait states are required. Systems with DMA
where data transfer is critical must insure that
READY
Y
returns sufficiently soon.
COPROCESSOR INTERFACE SIGNALS
(PEREQ, BUSY
Y
, ERROR
Y
)
In the following sections are descriptions of signals
dedicated to the numeric coprocessor interface. In
addition to the data bus, address bus, and bus cycle
definition signals, these following signals control
communication between the Intel386 SX Microproc-
essor and its Intel387
TM
SX processor extension.
Coprocessor Request (PEREQ)
When asserted (HIGH), this input signal indicates a
coprocessor request for a data operand to be trans-
ferred to/from memory by the Intel386 SX Micro-
processor. In response, the Intel386 SX Microproc-
essor transfers information between the coproces-
sor and memory. Because the Intel386 SX Micro-
processor has internally stored the coprocessor op-
code being executed, it performs the requested data
transfer with the correct direction and memory ad-
dress.
PEREQ is a level-sensitive active HIGH asynchro-
nous signal. Setup and hold times, t
29
and t
30
, rela-
tive to the CLK2 signal must be met to guarantee
recognition at a particular clock edge. This signal is
provided with a weak internal pull-down resistor of
around 20 K-ohms to ground so that it will not float
active when left unconnected.
Coprocessor Busy (BUSY
Y
)
When asserted (LOW), this input indicates the co-
processor is still executing an instruction, and is not
yet able to accept another. When the Intel386 SX
Microprocessor encounters any coprocessor in-
struction which operates on the numerics stack (e.g.
load, pop, or arithmetic operation), or the WAIT in-
struction, this input is first automatically sampled un-
til it is seen to be inactive. This sampling of the
BUSY
Y
input prevents overrunning the execution of
a previous coprocessor instruction.
The
FNSTCW and FNCLEX coprocessor instructions are
allowed to execute even if BUSY
Y
is active, since
these instructions are used for coprocessor initializa-
tion and exception-clearing.
FNINIT,
FNSTENV,
FNSAVE,
FNSTSW,
BUSY
Y
is an active LOW, level-sensitive asynchro-
nous signal. Setup and hold times, t
29
and t
30
, rela-
43
相關(guān)PDF資料
PDF描述
INTEL386 Intel386 EX Embedded Microprocessor
Intel387 dx DX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器)
Intel387 sx SX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器)
INTEL486 GX Emedded Ultra-Low Power INTEL486 GX Processor(嵌入式超低能量處理器)
INTEL486 SX Emedded Ultra-Low Power INTEL486 SX Processor(嵌入式超低能量處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
INTEL387 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM SX MATH COPROCESSOR
INTEL387DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Intel387 DX - MATH COPROCESSOR
INTEL387SX 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387 SX - MATH COPROCESSOR
INTEL387TMDX 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM DX MATH COPROCESSOR
INTEL740 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Graphics (GUI) Accelerator
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*