- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377495 > intel M80C186 (Intel Corp.) CHMOS High Integration 16-Bit Microprocessor(CHMOS 高集成16位微處理器) PDF資料下載
參數(shù)資料
| 型號： | intel M80C186 |
| 廠商： | Intel Corp. |
| 英文描述： | CHMOS High Integration 16-Bit Microprocessor(CHMOS 高集成16位微處理器) |
| 中文描述： | CHMOS高集成的16位微處理器（CHMOS高集成16位微處理器） |
| 文件頁數(shù)： | 8/59頁 |
| 文件大小： | 529K |
| 代理商： | INTEL M80C186 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
M80C186
Table 1. M80C186 Pin Description
(Continued)
Symbol
PGA
QFP
Type
Name and Function
PCS0
PCS1–4
27, 28, 29, 30
25
51, 50, 49, 48
53
O
O
Peripheral Chip Select signals 0–4 are active LOW
when a reference is made to the defined peripheral
area (64K byte I/O space). These lines are not floated
during bus HOLD. The address ranges activating
PCS0–4 are software programmable.
PCS5/A1
31
47
O
Peripheral Chip Select 5 or Latched A1 may be
programmed to provide a sixth peripheral chip select, or
to provide an internally latched A1 signal. The address
range activating PCS5 is software programmable. When
programmed to provide latched. A1, rather than PCS5,
this pin will retain the previously latched value of A1
during a bus HOLD. A1 is active HIGH.
PCS6/A2
32
46
O
Peripheral Chip Select 6 or Latched A2 may be
programmed to provide a seventh peripheral chip
select, or to provide an internally latched A2 signal. The
address range activating PCS6 is software
programmable. When programmed to provide latched
A2, rather than PCS6, this pin will retain the previously
latched value of A2 during a bus HOLD. A2 is active
HIGH.
DT/R
40
38
O
Data Transmit/Receive controls the direction of data
flow through the external M8286/M8287 data bus
transceiver. When LOW, data is transferred to the
M80C186. When HIGH the M80C186 places write data
on the data bus.
DEN
39
39
O
Data Enable is provided as an M8286/M8287 data bus
transceiver output enable. DEN is active LOW during
each memory and I/O access. DEN is HIGH whenever
DT/R changes state.
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| intel Pentium CPU | 32 Bit CPU With MMX Technology and Mobile Module(32位帶MMX和移動模塊處理器) |
| intel Pentium II processor | Pentium II Processor Mobile Module(帶移動模塊奔II處理器) |
| INTEL386 CXSA | 5-V 32-Bit Fully Static Embedded Microprocessor(5V，32位完全靜態(tài)嵌入式微處理器) |
| INTEL386 CXSB | Low-Voltage, 32-Bit, Fully Static Embedded Microprocessor(低電壓32位完全靜態(tài)嵌入式微處理器) |
| intel386 DX | 32-Bit CHMOS Microprocessor With Integrated Memory Management(32位CHMOS 微處理器帶集成存儲管理) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEN I/O PCB | 制造商:Sliger Designs, Inc. 功能描述:I/O PCB - Bulk |
| INTEN LED PCB | 制造商:Sliger Designs, Inc. 功能描述:LED PCB - Bulk |
| INTEN-1-PROTO | 制造商:Sliger Designs, Inc. 功能描述:QUANTITY TWO PROTO TYPE SHEET METAL - Bulk |
| INTENSI-FI | 制造商:BOARDCOM 制造商全稱:Broadcom Corporation. 功能描述:DRAFT-802.11n PRODUCT FAMILY |
| INTER0.5 | 制造商:POWERDATA TECHNOLOGIES 功能描述:LEAD WIELAND TO WIELAND 0.5M |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。