- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377495 > intel M80C186 (Intel Corp.) CHMOS High Integration 16-Bit Microprocessor(CHMOS 高集成16位微處理器) PDF資料下載
參數(shù)資料
| 型號： | intel M80C186 |
| 廠商： | Intel Corp. |
| 英文描述： | CHMOS High Integration 16-Bit Microprocessor(CHMOS 高集成16位微處理器) |
| 中文描述： | CHMOS高集成的16位微處理器（CHMOS高集成16位微處理器） |
| 文件頁數(shù)： | 34/59頁 |
| 文件大?。?/td> | 529K |
| 代理商： | INTEL M80C186 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
M80C186
M80C186 CPU. In the edge-sense mode, if the level
remains high after the interrupt is acknowledged, the
input is disabled and no further requests will be gen-
erated. The input level must go LOW for at least one
clock cycle to reenable the input. In the level-trigger
mode, no such provision is made: holding the inter-
rupt input HIGH will cause continuous interrupt re-
quests.
Interrupt Vectoring
The M80C186 Interrupt Controller will generate in-
terrupt vectors for the integrated DMA channels and
the integrated Timers. In addition, the Interrupt Con-
troller will generate interrupt vectors for the external
interrupt lines if they are not configured in Cascade
or Special Fully Nested Mode. The interrupt vectors
generated are fixed and cannot be changed (see Ta-
ble 4).
Interrupt Controller Registers
The Interrupt Controller register model is shown in
Figure 24. It contains 15 registers. All registers can
both be read or written unless specified otherwise.
In-Service Register
This register can be read from or written into. The
format is shown in Figure 25. It contains the In-Serv-
ice bit for each of the interrupt sources. The In-Serv-
ice bit is set to indicate that a source’s service rou-
tine is in progress. When an In-Service bit is set, the
interrupt controller will not generate interrupts to the
CPU when it receives interrupt requests from devic-
es with a lower programmed priority level. The TMR
bit is the In-Service bit for all three timers; the D0
and D1 bits are the In-Service bits for the two DMA
channels; the I0–I3 are the In-Service bits for the
external interrupt pins. The IS bit is set when the
processor acknowledges an interrupt request either
by an interrupt acknowledge or by reading the poll
register. The IS bit is reset at the end of the interrupt
service routine by an end-of-interrupt command is-
sued by the CPU.
Interrupt Request Register
The internal interrupt sources have interrupt request
bits inside the interrupt controller. The format of this
register is shown in Figure 25. A read from this regis-
ter yields the status of these bits. The TMR bit is the
logical OR of all timer interrupt requests. D0 and D1
are the interrupt request bits for the DMA channels.
The state of the external interrupt input pins is also
indicated. The state of the external interrupt pins is
not a stored condition inside the interrupt controller,
therefore the external interrupt bits cannot be writ-
ten. The external interrupt request bits show exactly
when an interrupt request is given to the interrupt
controller, so if edge-triggered mode is selected, the
bit in the register will be HIGH only after an inactive-
to-active transition. For internal interrupt sources,
the register bits are set when a request arrives and
are reset when the processor acknowledges the re-
quests.
Writes to the interrupt request register will affect the
D0 and D1 interrupt request bits. Setting either bit
will cause the corresponding interrupt request while
clearing either bit will remove the corresponding in-
terrupt request. All other bits in the register are read-
only.
Mask Register
This is a 16-bit register that contains a mask bit for
each interrupt source. The format for this register is
shown in Figure 25. A one in a bit position corre-
270500–12
Figure 23. Cascade and Special Fully Nested Mode Interrupt Controller Connections
34
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| intel Pentium CPU | 32 Bit CPU With MMX Technology and Mobile Module(32位帶MMX和移動模塊處理器) |
| intel Pentium II processor | Pentium II Processor Mobile Module(帶移動模塊奔II處理器) |
| INTEL386 CXSA | 5-V 32-Bit Fully Static Embedded Microprocessor(5V，32位完全靜態(tài)嵌入式微處理器) |
| INTEL386 CXSB | Low-Voltage, 32-Bit, Fully Static Embedded Microprocessor(低電壓32位完全靜態(tài)嵌入式微處理器) |
| intel386 DX | 32-Bit CHMOS Microprocessor With Integrated Memory Management(32位CHMOS 微處理器帶集成存儲管理) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEN I/O PCB | 制造商:Sliger Designs, Inc. 功能描述:I/O PCB - Bulk |
| INTEN LED PCB | 制造商:Sliger Designs, Inc. 功能描述:LED PCB - Bulk |
| INTEN-1-PROTO | 制造商:Sliger Designs, Inc. 功能描述:QUANTITY TWO PROTO TYPE SHEET METAL - Bulk |
| INTENSI-FI | 制造商:BOARDCOM 制造商全稱:Broadcom Corporation. 功能描述:DRAFT-802.11n PRODUCT FAMILY |
| INTER0.5 | 制造商:POWERDATA TECHNOLOGIES 功能描述:LEAD WIELAND TO WIELAND 0.5M |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。