- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377495 > intel M80C186 (Intel Corp.) CHMOS High Integration 16-Bit Microprocessor(CHMOS 高集成16位微處理器) PDF資料下載
參數(shù)資料
| 型號： | intel M80C186 |
| 廠商： | Intel Corp. |
| 英文描述： | CHMOS High Integration 16-Bit Microprocessor(CHMOS 高集成16位微處理器) |
| 中文描述： | CHMOS高集成的16位微處理器（CHMOS高集成16位微處理器） |
| 文件頁數(shù)： | 24/59頁 |
| 文件大小： | 529K |
| 代理商： | INTEL M80C186 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
M80C186
The user should program bits 15–6 to correspond to
the desired peripheral base location. PACS bits 0–2
are used to specify READY mode for PCS0–PCS3.
Table 10. PCS Address Ranges
PCS Line
Active between Locations
PCS0
PCS1
PCS2
PCS3
PCS4
PCS5
PCS6
PBA
PBA
a
128DPBA
a
255
PBA
a
256DPBA
a
383
PBA
a
384DPBA
a
511
PBA
a
512DPBA
a
639
PBA
a
640DPBA
a
767
PBA
a
768DPBA
a
895
DPBA
a
127
The mode of operation of the peripheral chip selects
is defined by the MPCS register (which is also used
to set the size of the mid-range memory chip-select
block, see Figure 13). This register is located at off-
set A8H in the internal control block. Bit 7 is used to
select the function of PCS5 and PCS6, while bit 6 is
used to select whether the peripheral chip selects
are mapped into memory or I/O space. Table 11
describes the programming of these bits. After reset,
the contents of both the MPCS and the PACS regis-
ters are undefined, however none of the PCS lines
will be active until both of the MPCS and PACS reg-
isters are accessed.
Table 11. MS, EX Programming Values
Bit
Description
MS
1
e
Peripherals mapped into memory space.
0
e
Peripherals mapped into I/O space.
0
e
5 PCS lines. A1, A2 provided.
1
e
7 PCS lines. A1, A2 are not provided.
EX
MPCS bits 0–2 are used to specify READY mode for
PCS4–PCS6 as outlined below.
READY Generation Logic
The M80C186 can generate a ‘‘READY’’ signal in-
ternally for each of the memory or peripheral CS
lines. The number of WAIT states to be inserted for
each peripheral or memory is programmable to pro-
vide 0–3 wait states for all accesses to the area for
which the chip select is active. In addition, the
M80C186 may be programmed to either ignore ex-
ternal READY for each chip-select range individually
or to factor external READY with the integrated
ready generator.
READY control consists of 3 bits for each CS line or
group of lines generated by the M80C186. The inter-
pretation of the ready bits is shown in Table 12.
Table 12. READY Bits Programming
R2 R1 R0 Number of WAIT States Generated
0
0
0
0 wait states, external RDY
also used.
1 wait state inserted, external RDY
also used.
2 wait states inserted, external RDY
also used.
3 wait states inserted, external RDY
also used.
0 wait states, external RDY
ignored.
1 wait state inserted, external RDY
ignored.
2 wait states inserted, external RDY
ignored.
3 wait states inserted, external RDY
ignored.
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
The internal ready generator operates in parallel
with external READY, not in series if the external
READY is used (R2
e
0). This means, for example,
if the internal generator is set to insert two wait
states, but activity on the external READY lines will
insert four wait states, the processor will only insert
four wait states, not six. This is because the two wait
states generated by the internal generator over-
lapped the first two wait states generated by the ex-
ternal ready signal. Note that the external ARDY and
SRDY lines are always ignored during cycles ac-
cessing internal peripherals.
R2–R0 of each control word specifies the READY
mode for the corresponding block, with the excep-
tion of the peripheral chip selects: R2–R0 of PACS
set the PCS0–3 READY mode, R2–R0 of MPCS set
the PCS4–6 READY mode.
Chip Select/Ready Logic and Reset
Upon reset, the Chip-Select/Ready Logic will per-
form the following actions:
#
All chip-select outputs will be driven HIGH.
#
Upon leaving RESET, the UCS line will be pro-
grammed to provide chip selects to a 1K block
with the accompanying READY control bits set at
011 to allow the maximum number of internal wait
states in conjunction with external Ready consid-
eration (i.e., UMCS resets to FFFBH).
#
No other chip select or READY control registers
have any predefined values after RESET. They
will not become active until the CPU accesses
their control registers. Both the PACS and MPCS
registers must be accessed before the PCS lines
will become active.
24
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| intel Pentium CPU | 32 Bit CPU With MMX Technology and Mobile Module(32位帶MMX和移動模塊處理器) |
| intel Pentium II processor | Pentium II Processor Mobile Module(帶移動模塊奔II處理器) |
| INTEL386 CXSA | 5-V 32-Bit Fully Static Embedded Microprocessor(5V，32位完全靜態(tài)嵌入式微處理器) |
| INTEL386 CXSB | Low-Voltage, 32-Bit, Fully Static Embedded Microprocessor(低電壓32位完全靜態(tài)嵌入式微處理器) |
| intel386 DX | 32-Bit CHMOS Microprocessor With Integrated Memory Management(32位CHMOS 微處理器帶集成存儲管理) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEN I/O PCB | 制造商:Sliger Designs, Inc. 功能描述:I/O PCB - Bulk |
| INTEN LED PCB | 制造商:Sliger Designs, Inc. 功能描述:LED PCB - Bulk |
| INTEN-1-PROTO | 制造商:Sliger Designs, Inc. 功能描述:QUANTITY TWO PROTO TYPE SHEET METAL - Bulk |
| INTENSI-FI | 制造商:BOARDCOM 制造商全稱:Broadcom Corporation. 功能描述:DRAFT-802.11n PRODUCT FAMILY |
| INTER0.5 | 制造商:POWERDATA TECHNOLOGIES 功能描述:LEAD WIELAND TO WIELAND 0.5M |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。