
IBM32NPCXX1EPABBE66
IBM Processor for Network Resources
Preliminary
Page ii
pnr261TOC.fm.06
August 14, 2000
3.1.16 PCINT Config Word 15 .........................................................................................................49
3.1.17 PCINT Endian Control Register ............................................................................................50
3.1.18 PCINT Base Address Control Register .................................................................................51
3.1.19 PCINT Window Offsets for Base Addresses 3-6 ..................................................................53
3.1.20 PCINT Count Timeout Register ............................................................................................54
3.1.21 PCINT 64-bit Control Register ..............................................................................................56
3.1.22 PCINT 64-bit Enable Register ...............................................................................................57
3.1.23 PCINT Perf Counters Control Register .................................................................................58
3.1.24 PCINT Perf Counter 1 ...........................................................................................................60
3.1.25 PCINT Perf Counter 2 ...........................................................................................................61
3.1.26 PCI Master Options Control ..................................................................................................62
3.1.27 Power Management Program Control ..................................................................................64
3.1.28 Message Signaled Interrupts-Word 1 ...................................................................................65
3.1.29 Message Signaled Interrupts-Word 2 ...................................................................................66
3.1.30 Message Signaled Interrupts-Word 3 ...................................................................................67
3.1.31 Message Signaled Interrupts-Word 4 ...................................................................................68
3.1.32 Power Management Interface-Word 1 ..................................................................................69
3.1.33 Power Management Interface-Word 2 ..................................................................................70
3.1.34 Vital Product Data Interface-Word 1 .....................................................................................71
3.1.35 Vital Product Data Interface-Word 2 .....................................................................................72
3.2 General Purpose DMA (GPDMA) ...................................................................................................73
3.2.1 GPDMA Interrupt Status Register ...........................................................................................73
3.2.2 GPDMA Interrupt Enable Register ..........................................................................................74
3.2.3 GPDMA Control Register ........................................................................................................75
3.2.4 GPDMA Source Address Register ..........................................................................................76
3.2.5 GPDMA Destination Address Register ...................................................................................77
3.2.6 GPDMA Transfer Count and Flag Register ............................................................................78
3.2.7 GPDMA DMA Max Burst Time ................................................................................................79
3.2.8 GPDMA Maximum Memory Transfer Count ...........................................................................80
3.2.9 GPDMA Checksum Register ..................................................................................................80
3.2.10 GPDMA Read DMA Byte Count ...........................................................................................81
3.2.11 GPDMA Write DMA Byte Count ............................................................................................81
3.2.12 GPDMA Array Read Address ...............................................................................................82
3.2.13 GPDMA Array Write Address ................................................................................................82
3.2.14 GPDMA Array .......................................................................................................................83
3.3 Interrupt and Status/Control (INTST) ............................................................................................85
3.3.1 INTST Interrupt 1 Prioritized Status Register ..........................................................................85
3.3.2 INTST Interrupt 2 Prioritized Status Register ..........................................................................86
3.3.3 INTST Control Register ...........................................................................................................87
3.3.4 INTST Interrupt Source Register ............................................................................................89
3.3.5 INTST Interrupt 1 Enable Register (MINTA) ...........................................................................90
3.3.6 INTST Interrupt 2 Enable Register (MINT2) ...........................................................................91
3.3.7 INTST Interrupt Source Without Enables Register .................................................................91
3.3.8 INTST CPB Status Register ....................................................................................................92
3.3.9 INTST CPB Interrupt Enable Register ....................................................................................94
3.3.10 INTST PNR Halt Enable .......................................................................................................94
3.3.11 INTST CPB Capture Enable .................................................................................................95
3.3.12 INTST CPB Captured Address .............................................................................................95
3.3.13 INTST General Purpose Timer Pre-scaler ............................................................................96
3.3.14 INTST General Purpose Timer Compare .............................................................................97
3.3.15 INTST General Purpose Timer Counter ...............................................................................97