
IBM32NPCXX1EPABBE66
Preliminary
IBM Processor for Network Resources
pnr261TOC.fm.06
August 14, 2000
Page ix
3.15.4 RXQUE Structure ...............................................................................................................361
3.15.5 RXQUE Initialization ...........................................................................................................361
3.15.6 RXQUE Event Routing .......................................................................................................362
3.15.7 RXQUE Normal Operation .................................................................................................363
3.15.8 RXQUE Queue Full Operation ...........................................................................................364
3.15.9 RXQUE Event Timestamping .............................................................................................364
3.15.10 RXQUE System Receive Queues ....................................................................................364
3.15.11 RXQUE Lower Bound Registers ......................................................................................366
3.15.12 RXQUE Properties Registers ...........................................................................................367
3.15.13 RXQUE Head Pointer Registers .......................................................................................369
3.15.14 RXQUE Tail Pointer Registers .........................................................................................370
3.15.15 RXQUE Length Registers .................................................................................................371
3.15.16 RXQUE Threshold Registers ............................................................................................372
3.15.17 RXQUE Dequeue Registers .............................................................................................373
3.15.18 RXQUE Enqueue Registers .............................................................................................374
3.15.19 RXQUE Next Lower Bound Registers ..............................................................................375
3.15.20 RXQUE Last Event Dropped Register ..............................................................................376
3.15.21 RXQUE Timestamp Register ............................................................................................376
3.15.22 RXQUE Timestamp Pre-Scaler Register ..........................................................................377
3.15.23 RXQUE Timestamp Shift Register ...................................................................................377
3.15.24 RXQUE Event Routing Registers .....................................................................................378
3.15.25 RXQUE Event Latency Timer Register ............................................................................378
3.15.26 RXQUE Queues Status Register ......................................................................................379
3.15.27 RXQUE Interrupt Enable Registers ..................................................................................380
3.15.28 RXQUE Status Register ...................................................................................................381
3.15.29 RXQUE Enabled Status Registers 1 and 2 ......................................................................382
3.15.30 RXQUE Control Register ..................................................................................................383
3.15.31 Debugging Register Access .............................................................................................385
3.15.31.1 RXQUE RXQ State Machine Variable Register ........................................................385
3.15.31.2 RXQUE RXQ ENQ State Machine Variable Register ...............................................385
3.15.31.3 RXQUE Enq FIFO Head Ptr Register .......................................................................386
3.15.31.4 RXQUE Enq FIFO Tail Ptr Register ..........................................................................386
3.16 Nodal Processor Bus Interface Logic (NPBUS) ......................................................................387
3.16.1 NPBUS Control Register ....................................................................................................387
3.16.2 NPBUS Status Register ......................................................................................................390
3.16.3 NPBUS Interrupt Enable Register ......................................................................................391
3.16.4 NPBUS EPROM Address/Command Register ...................................................................392
3.16.5 NPBUS EPROM Data Register ..........................................................................................393
3.16.6 PHY 1 Registers .................................................................................................................393
3.16.7 PHY 2 Registers .................................................................................................................394
3.16.8 EPROM Instructions ...........................................................................................................394
3.17 Buffer Pool Management (POOLS) ...........................................................................................395
3.17.1 Basic Operation in Real Memory Mode ..............................................................................395
3.17.2 Basic Operation in Virtual Memory Mode ...........................................................................395
3.17.3 Resource Controls ..............................................................................................................395
3.17.4 Virtual Memory Overview ...................................................................................................396
3.17.5 POOLS Get Pointer Primitive .............................................................................................401
3.17.6 POOLS Free Pointer Primitive ............................................................................................402
3.17.7 POOLS Common Pools Count Registers ...........................................................................403
3.17.8 POOLS Client Thresholds Array .........................................................................................404
3.17.9 POOLS User Threshold and Client Active Packet Count Array .........................................405