
IBM32NPCXX1EPABBE66
IBM Processor for Network Resources
Preliminary
Page x
pnr261TOC.fm.06
August 14, 2000
3.17.10 POOLS Pointer Queues DRAM Head Pointer Offset Address Register ...........................406
3.17.11 POOLS Pointer Queues DRAM Tail Pointer Offset Address Register ..............................407
3.17.12 POOLS Pointer Queues DRAM Lower Bound Address Register .....................................408
3.17.13 POOLS Pointer Queues DRAM Upper Bound Register ...................................................409
3.17.14 POOLS Pointer Queues Length Registers .......................................................................410
3.17.15 POOLS Interrupt Enable Register .....................................................................................411
3.17.16 POOLS Event Enables Register .......................................................................................411
3.17.17 POOLS Event Hysteresis Register ...................................................................................412
3.17.18 POOLS Event Data Register ............................................................................................413
3.17.19 POOLS Status Register ....................................................................................................414
3.17.20 POOLS Control Register ...................................................................................................416
3.17.21 POOLS Buffer Threshold Registers 0-4 ............................................................................418
3.17.22 POOLS Index Threshold Registers 0-4 ............................................................................419
3.17.23 POOLS Last Primitive Trap Register ................................................................................419
3.17.24 POOLS Last Buffer Map Read on Free Register ..............................................................420
3.17.25 POOLS Error Lock Enable Register .................................................................................420
3.17.26 POOLS Packet and Control Memory Access Threshold ..................................................421
3.17.27 POOLS Buffer Map Group ................................................................................................422
3.18 Processor Core (PCORE) ..........................................................................................................423
3.18.1 PCORE Entity Overview .....................................................................................................423
3.18.1.1 DCR Interface ..............................................................................................................423
3.18.1.2 Interrupt Controller .......................................................................................................423
3.18.1.3 Bridge-Address Translation .........................................................................................424
3.18.1.4 OCM SRAM .................................................................................................................424
3.18.1.5 Control Memory ...........................................................................................................424
3.18.1.6 Packet Memory ............................................................................................................424
3.18.1.7 PCI Master Interface-External .....................................................................................424
3.18.1.8 PNR Register Space ...................................................................................................424
3.18.2 PCORE Control Register ....................................................................................................425
3.18.3 PCORE Reset Control Register ..........................................................................................428
3.18.4 PCORE Status Register ......................................................................................................429
3.18.5 PCORE User Status Register .............................................................................................430
3.18.6 PCORE COBRA Core External Status Register .................................................................431
3.18.7 PCORE COBRA Core External Machine Check Status Register .......................................433
3.18.8 PCORE JTAG Debug Control Register ..............................................................................435
3.18.9 PCORE JTAG Debug Status Register ................................................................................436
3.18.10 PCORE JTAG Instruction Stuff Buffer ..............................................................................437
3.18.11 PCORE JTAG Debug Data Register ................................................................................437
3.18.12 PCORE COBRA Core Boot Address ................................................................................438
3.18.13 PCORE COBRA Core Access Priority Control Register ...................................................439
3.18.14 PCORE Transaction Dead Man Timer Value Registers ...................................................440
3.18.15 PCORE Transaction Dead Man Timer Register ...............................................................441
3.18.16 PCORE PNR Shadow Status Register .............................................................................442
3.18.17 PCORE PNR Packet Last Write with Error Address .........................................................442
3.18.18 PCORE PNR RXQUE Status Register .............................................................................442
3.18.19 PCORE PNR RXQUE Enabled Status Register 1 ............................................................443
3.18.20 PCORE PNR RXQUE Enabled Status Register 2 ............................................................443
3.18.21 PCORE PNR RXQUE Upper Queues Status Register .....................................................443
3.18.22 PCORE PNR RXQUE Lower Queues Status Register .....................................................444
3.18.23 PCORE DMAQS Status Register .....................................................................................444
3.18.24 PCORE DMAQS Interrupt Enable Register ......................................................................444
3.18.25 PCORE DMAQS Head and Tail Pointer Shadow Registers .............................................445