
IBM32NPCXX1EPABBE66
Preliminary
IBM Processor for Network Resources
pnr261TOC.fm.06
August 14, 2000
Page xi
3.18.26 PCORE POOLS Get Pointer Primitive .............................................................................446
3.18.27 PCORE POOLS Free Pointer Primitive ............................................................................447
3.18.28 PCORE POOLS Pointer Primitive Offset Register ...........................................................447
3.18.29 PCORE RXQUE Queue Length Registers .......................................................................448
3.18.30 PCORE DMAQS Queue Length Registers .......................................................................449
3.18.31 PCORE Interrupt Enable Register ....................................................................................449
3.18.32 PCORE User Interrupt Enable ..........................................................................................450
3.18.33 PCORE COBRA Core Interrupt Enable Register .............................................................450
3.18.34 PCORE COBRA Core External Machine Check Enable Register ....................................450
3.18.35 PCORE Error Lock Enable Register .................................................................................451
3.18.36 PCORE User Error Lock Enable Register ........................................................................451
3.18.37 PCORE RXQUE Event Interface Enqueue Register ........................................................452
3.18.38 PCORE DMAQS DMA Enqueue Register ........................................................................453
3.18.39 PCORE RXQUE Event Interface Deque Register ............................................................454
3.18.40 PCORE COBRA SPR Access Address Register .............................................................455
3.18.41 PCORE COBRA SPR Read Data Access Register .........................................................456
3.18.42 PCORE COBRA SPR Write Data Access Register ..........................................................456
3.18.43 PCORE Address Translation Offset Address Facilities ....................................................457
3.18.44 PCORE PCI 64 Bit Address Translation Facilities ............................................................459
3.18.45 PCORE PCI Master Target Tag Controls .........................................................................460
3.18.46 PCORE Last Packet Address Register ............................................................................462
3.18.47 PCORE Last Control Address Register ............................................................................462
3.18.48 PCORE Last PCI Lower Address Register .......................................................................462
3.18.49 PCORE Last Register Address Register ..........................................................................463
3.18.50 PCORE OCM Window Address Register .........................................................................463
3.18.51 PCORE Read Data Transfer Buffers ................................................................................464
3.18.52 PCORE Write Data Transfer Buffers ................................................................................464
3.18.53 PCORE Polling Register ...................................................................................................465
3.18.54 PCORE Integer Input Rate Conversion Register .............................................................465
3.18.55 PCORE ABR Output Rate Register ..................................................................................466
3.18.56 PCORE Debug States Control .........................................................................................467
3.18.57 PCORE Debug States Config ...........................................................................................468
3.19 Embedded PowerPC Processor (COBRA) ...............................................................................469
3.19.1 Features .............................................................................................................................469
3.19.2 Interfaces ............................................................................................................................471
3.19.3 Performance .......................................................................................................................471
3.19.4 Instruction Set .....................................................................................................................471
3.19.5 COBRA Instruction Overview .............................................................................................472
3.19.6 COBRA Unique Instructions ...............................................................................................473
3.19.6.1 Move from Internal Bus (mfbus) ..................................................................................473
3.19.6.2 Move to Internal Bus (mtbus) ......................................................................................474
3.19.7 COBRA Facilities Overview ................................................................................................475
3.19.8 COBRA Specific Register Definitions .................................................................................482
3.19.8.1 Hardware Implementation Detail 0 Register (HID0) ....................................................482
3.19.8.2 Machine State Register (MSR) ....................................................................................484
3.19.8.3 Exception Status Register (ESR) ................................................................................486
3.19.8.4 Machine Check Enable Register (MCHK) ...................................................................487
3.20 RS-232 Interface Logic (RS-232) ...............................................................................................489
3.20.1 RS-232 Control Register ....................................................................................................489
3.20.2 RS-232 Status Register ......................................................................................................490
3.20.3 RS-232 Interrupt Enable Register ......................................................................................491