參數(shù)資料
型號(hào)： GCIXP1250-232
英文描述： Microprocessor
中文描述： 微處理器
文件頁數(shù)： 17/148頁
文件大小： 1601K
代理商： GCIXP1250-232
Intel
IXP1250 Network Processor
Datasheet
17
—
Read accesses using the Prefetch Memory address space allow the SDRAM Unit to
prefetch quadword data to be supplied to the AMBA Bus using 32-bit burst cycles.
Accesses from the Microengines.
—
The
sdram
microinstruction defines the number of 64-bit accesses to make, with up to 16
quadwords with one instruction.
—
Only quadword accesses are supported. Less than 8 bytes can be written when using the
byte mask within an instruction, but result in Read-Modify-Write cycles.
2.5.3
SDRAM Cyclic Redundancy Checking (CRC)
SDRAM Cyclic Redundancy Checking (CRC) is used to protect blocks of data called Frames.
Using this technique, the transmitter appends an extra n-bit sequence (called a Frame Check
Sequence or FCS) to every frame. The FCS holds redundant information about the frame that helps
the transmitter detect errors in the frame.
The CRC is one of the most used techniques for error detection in data communications. The
technique combines three advantages:
Extreme error detection capabilities
Minimal overhead
Ease of implementation
All CRC processing and checking is performed in software (microcode) and is only accessible
from microcode instructions.
The CRC types supported are described in
Table 5
.
2.5.4
SDRAM Error Correction Code (ECC)
SDRAM Error Correction Code (ECC) allows data that is being read or transmitted to the SDRAM
to be checked for errors and, when necessary, corrected
“
on the fly.
”
It differs from standard
parity-checking because errors are not only detected but also corrected.
When a unit of data (or "word") is stored in SDRAM, a code that describes the bit sequence in the
word is calculated and stored along with that unit of data. For each 64-bit word, an extra 8 bits are
needed to store this code.
When the unit of data is requested for reading, a code for the stored and about-to-be-read word is
again calculated using the original algorithm. The newly generated code is compared with the code
generated when the word was stored.
Table 5. SDRAM CRC Types
CRC Type
Polynomial
Application
Bit Order
CRC-32
X
32
+X
26
+X
23
+X
22
+X
16
+X
12
+X
11
+X
10
+X
8
+X
7
+X
5
+X
4
+X
2
+X+1
ATM AAL5
Ethernet
MSB first
LSB first
CRC-16
X
16
+X
12
+X
5
+1
HDLC
Frame Relay
LSB first
LSB first
CRC-10
x
10
+x
9
+x
5
+x
4
+x+1
ATM OAM
MSB first,
LW (or LW +1)
相關(guān)PDF資料
PDF描述
GCK101 Analog IC
GCK131 Microcontroller
GCM-3.15A Fuse
GCM-4A Fuse
GCM-5A Fuse
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXP1250BA 功能描述:IC MPU NETWORK 166MHZ 520-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤
GCIXP1250BB 功能描述:IC MPU NETWORK 200MHZ 520-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤
GCIXP1250BC 功能描述:IC MPU NETWORK 232MHZ 520-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤
GCJ0335C5C0JR50D 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:Chip Monolithic Ceramic Capacitors
GCJ0335C5C1AR50D 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:Chip Monolithic Ceramic Capacitors
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*