- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 61/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Data Communication Modes Functional Description
AMD
4–9
The Parity Error bit in the Receive Error FIFO may be programmed to cause a Special
Condition interrupt by setting bit D2 of WR1 to ‘1’. If this interrupt mode is programmed,
and a Parity Error is detected, an interrupt will not be generated until the character asso-
ciated with the Parity Error is read from the Receive Data FIFO. This, or any, Special
Condition interrupt locks up the Data FIFO, and the Parity Error bit remains latched until
an Error Reset command is issued by the processor via WR0.
If interrupts are not being used to transfer data (i.e., Receive Interrupts Disabled mode)
an interrupt will not be generated and any error status must be obtained by polling RR0,
or reading RR2 (channel B). In this case, if status is to be checked, it must be done be-
fore the data are read, because the act of reading the data moves the next character and
status to the top of the Data and Error FIFOs. Note that Parity is normally not used in
SDLC modes.
4.4.3
The SCC provides up to three Modem control signals associated with the receiver in
Asynchronous mode, and two in SDLC and Synchronous modes.
Rx Modem Control
In Asynchronous Mode, the
SYNC
pin is a general-purpose input whose state is reported
via the SYNC/HUNT status bit in RR0; however, if the crystal oscillator is enabled, this pin
is not available and the SYNC/HUNT status bit is forced to ‘0’. Otherwise, the
SYNC
pin
may be used to carry the Ring Indicator signal. In SDLC and Synchronous modes, except
for External SYNC mode, the
SYNC
pin is configured as an output.
The
DTR
/REQ pin carries the inverted state of the DTR bit in WR5 (D7) unless this pin
has been programmed to carry a DMA Request signal. The
DCD
pin is ordinarily a gen-
eral purpose input to the DCD status bit in RR0. However, if the Auto Enables mode is
selected (by setting D5 of WR3 to ‘1’), this pin becomes an enable for the receiver. That
is, if Auto Enables is on and the
DCD
pin is HIGH the receiver will be disabled; while the
DCD
pin is LOW the receiver will be enabled. Note, however, that in all modes of opera-
tion, the Receiver Enable bit must be set before the
DCD
pin can be used in this manner.
4.5
The transmitter performs all the necessary functions to convert parallel data from the
processor into the appropriate serial bit streams. The transmit data path is shown in Fig-
ure 4–8.
T RANS MIT T ER OV ERV IEW
The transmitter has an 8-bit Transmit Data register (WR8) which is loaded from the inter-
nal data bus, and a Transmit Shift Register which is loaded from either WR6, WR7, or the
Transmit Data Register (WR8).
Serial data transitions on the falling edge of TRxC begin when data written to WR8 are
transferred to the Transmit Shift Register. Each time a character is transferred from WR8
into the Transmit Shift Register a Transmit Buffer Empty indication is given via bit D2 of
RR0. This double buffering allows the processor one full character time to respond with
the next character without interrupting data transmission.
In all modes of operation, data will be sent low-order bits first (i.e. D0 before D1, etc.) for
as many bits as programmed. This requires that data written to the Transmit Buffer be
right-justified if character length is less than eight bits.
4.5.1
The number of bits transmitted per character and the way the data are formatted within
the transmit buffer is controlled by bits D6 and D5 of WR5. These bits provide the option
of five, six, seven, or eight bits per character. Being able to transmit less than five bits per
character is possible on the SCC if the five bits per character length is programmed and
the data are formatted before being written to the transmit buffer, as shown in Table 4–1,
to inform the SCC of the actual number of bits to be transmitted.
T x Charac ter Length
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。