- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 39/194頁 |
| 文件大小： | 797K |
| 代理商： | AM8530H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
I/O Programming Functional Description
AMD
3–8
The interrupt protocol is diagrammed in Figure 3–5. In the quiescent state (i.e. no inter-
rupts pending or under service) each SCC on the daisy chain passes its IEI input through
to its IEO output. An interrupt source that requires servicing requests an interrupt by pull-
ing the INT pin Low if the following conditions exist: 1) interrupt source is enabled (i.e., IE
and MIE bits are set to ‘1’), 2) interrupt source is not already under service (i.e., internal
IUS bit set to ‘0’), 3) no higher priority interrupt is under service (i.e., internal IUS bit set to
‘1’), and 4) an interrupt acknowledge cycle is not currently being executed (i.e.,
INTACK
is High).
When the processor responds with an Interrupt Acknowledge cycle all SCCs that have
enabled interrupt sources with an interrupt pending or already under service, hold their
IEO outputs lines Low. When RD goes Low, only the highest priority SCC with an inter-
rupt pending will have a high IEI input; this is the interrupt being acknowledged, and that
source’s internal IUS bit will be set to ‘1’.
When servicing of the SCC has completed, the Reset Highest IUS Command in WR0
must be issued to unlock the daisy chain, reset the IUS bit, and enable lower-priority in-
terrupt requests.
3.5.2
In this mode,
INTACK
does not have to be generated, and the
INTACK
input pin must be
tied High. This allows a simpler hardware design that does not have to meet the Interrupt
Acknowledge timing (AC timing parameter #38,TdlAi(RD)). Soon after the SCC’s
INT
pin
goes active, an external interrupt controller will jump to the interrupt routine. In the inter-
rupt routine, the code must read RR2 from Channel B to read the vector including status.
When the vector is read from Channel B, it always includes the status regardless of the
VIS bit in WR9 (D0). The status given will decode the highest priority interrupt pending at
the time RR2 is read. Note that the vector is not latched in RR2 so that the next read of
RR2 could produce a different vector if another interrupt occurs; however, accessing RR2
disables it from change during the read operation to prevent an error if a higher interrupt
occurs exactly during the read operation.
Interrupt Without Ac knowledge
Once RR2 is read, the interrupt routine must decode the interrupt pending, and clear the
condition. For example, writing a character to the Transmit Buffer will clear the Transmit
Buffer Empty IP.
Removing the interrupt condition clears the IP bit and deactivates
INT
, but only if there are no other IP bits set.
When the interrupt IP is cleared, RR2
can be read again. This allows the interrupt routine to clear all IPs with one interrupt re-
quest to the processor.
3.5.3
In this mode of operation, the processor must respond to the activation of
INT
by activat-
ing
INTACK
. After enough time has elapsed to allow the daisy chain to settle (AC timing
parameter #38,TdlAi(RD)), the SCC sets the IUS bit for the highest priority IP. If the No
Vector bit in WR9 (D1) is reset to ‘0’, the SCC will then place the interrupt vector on the
data bus during the read strobe.
Interrupt With Ac knowledge With V ec tor
To speed the interrupt response time, the SCC can also modify 3 bits in the vector to indi-
cate status. If it is programmed to include status information in the vector, this status may
be encoded and placed in either bits 1–3 or in bits 4–6 as programmed by the Status
High/Status Low bit in WR9. To include status, the VIS bit in WR9 (D0) must be set to ‘1’.
The service routine must then clear the interrupting condition. For example, writing a
character to the Transmit Buffer will clear the Transmit Buffer empty IP. After the inter-
rupting condition is cleared, the routine can read RR3 to determine if any other IP bits are
set and clear them. At the end of the interrupt routine, a Reset IUS command must then
be issued via WR0 to unlock the daisy chain and enable lower-priority interrupt requests.
This is the only way, short of a software or hardware reset, that an IUS bit may be reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。