- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 49/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
I/O Programming Functional Description
AMD
3–18
In this mode the
W
/
REQ
pin carries the DMA Request signal, which is active Low. When
this mode is selected, but not yet enabled, the
W
/
REQ
pin is driven High. When the en-
able bit is set,
W
/
REQ
will go Low if WR8 is empty at the time or will remain High until
WR8 becomes empty. Note that the
W
/
REQ
pin will follow the state of WR8 even though
the transmitter is disabled. Thus, if bit D7 of WR1 is set to ‘1’ (i.e.,
W
/
REQ
pin is enabled)
before the transmitter is enabled, the DMA may write data to the SCC prematurely. This
will not cause a problem in Asynchronous mode but may cause problems in SDLC and
Synchronous modes, because on enabling the transmitter the SCC will send data in pref-
erence to flags or sync characters. It also may complicate the CRC initialization, which
cannot be done until after the transmitter is enabled.
With only one exception, the
W
/
REQ
pin directly follows the state of WR8 in this mode.
W
/
REQ
goes Low when WR8 goes empty and remains Low until the WR8 is filled. The
SCC generates only one falling edge on the
W
/
REQ
pin per character requested. The
timing for this is shown in Figure 3–8.
The one exception occurs at the end of CRC transmission when the SCC is programmed
in either SDLC or Synchronous Modes. At the end of CRC transmission, when the closing
flag or sync character is loaded into the Transmit Shift Register, the
W
/
REQ
pin is pulsed
High for one PCLK cycle. The DMA may use this falling edge on
W
/
REQ
to write the first
character of the next frame or block to the SCC.
W
/
REQ
will go High in response to the
falling edge of
WR
, but only when the appropriate WR8 in the SCC is accessed. This is
shown in Figure 3–9.
3.9.3.2
A second Request on Transmit function is available on the
DTR
/
REQ
pin. This mode is
selected by programming WR14 as shown below.
DMA Request on Transmit (Using
DTR
/
REQ
)
1
D7
D6 D5
D4 D3
D2 D1
D0
WR14—DMA Request on Transmit Using
DTR
/
REQ
When this bit is set to ‘1’, the
DTR
/
REQ
pin will go Low if WR8 is empty at the time, or will
go High until WR8 becomes empty. While bit D2 of WR14 is set to ‘0’, the
DTR
/
REQ
pin
is used as a general-purpose output pin and follows the inverted state of bit D7 in WR5.
This pin will be High after a channel or hardware reset and in the DTR mode.
In the DMA Request mode,
DTR
/
REQ
will follow the empty/non-empty state of WR8 even
though the transmitter is disabled. Thus, if the DMA Request function is enabled before
the transmitter is enabled, the DMA may write data to the SCC prematurely. This will not
cause a problem in Asynchronous mode but may cause problems in SDLC and Synchro-
nous modes because the SCC will send data in preference to flags or sync characters. It
also may complicate the CRC initialization, which cannot be done until after the transmit-
ter is enabled and idling. With only one exception, the
DTR
/
REQ
pin directly follows the
state of WR8 in SDLC and Synchronous modes.
DTR
/
REQ
goes Low when WR8 be-
comes empty and remains Low until WR8 is filled. The SCC generates only one falling
edge on the
DTR
/
REQ
pin per character requested and the timing for this is shown in
Figure 3–8.
The one exception occurs in SDLC and Synchronous modes at the end of CRC transmis-
sion. At the end of CRC transmission, when the closing flag or sync character is loaded
into the Transmit Shift Register,
DTR
/
REQ
is pulsed High for one PCLK cycle. The DMA
may use this falling edge on
DTR
/
REQ
to write the first character of the next frame or
block to the SCC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。