- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 121/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁當(dāng)前第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Register Description
AMD
6–11
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
0
0
0
1
1
0
1
1
Rx 5 Bits/Character
Rx 7 Bits/Character
Rx Enable
SYNC Character Load Inhibit
Address Search Mode (SDLC)
Rx CRC Enable
Enter Hunt Enable
Auto Enables
Rx 6 Bits/Character
Rx 8 Bits/Character
Figure 6–4. Write Register 3
Bit 2: Address Search Mode (SDLC)
Setting this bit in SDLC mode causes messages with addresses not matching the ad-
dress programmed in WR6 to be rejected. No receiver interrupts can occur in this mode
unless there is an address match. The address that the SCC attempts to match can be
unique (1 in 256) or multiple (16 in 256), depending on the state of Sync Character Load
Inhibit bit. The Address Search mode bit is ignored in all modes except SDLC.
Bit 1: SYNC Character Load Inhibit
If this bit is set to ‘1’ in any synchronous mode except SDLC, the SCC compares the byte
in WR6 with the byte about to be stored in the FIFO, and it inhibits this load if the bytes
are equal. The SCC does not calculate the CRC on bytes stripped from the data stream
in this manner. If the 6-bit sync option is selected while in Monosync mode, the compare
is still across eight bits, so WR6 must be programmed for proper operation.
If the 6-bit sync option is selected with this bit set to ‘1’, all sync characters except the one
immediately preceding the data are stripped from the message. If the 6-bit sync option is
selected while in the Bisync mode, this bit is ignored.
The address recognition logic of the receiver is modified in SDLC mode if this bit is set to
“1;” i.e., only the four most significant bits of WR6 must match the receiver address. This
procedure allows the SCC to receive frames from up to 16 separate sources without pro-
gramming WR6 for each source (if each station address has the four most significant bits
in common). The address field in the frame is still eight bits long.
This bit is ignored in SDLC mode if Address Search mode has not been selected.
Bit 0: Receiver Enable
When this bit is set to ‘1’, receiver operation begins. This bit should be set only after all
other receiver parameters are established and the receiver is completely initialized. This
bit is reset by a channel or hardware reset command, and it disables the receiver.
6.2.5
Write Register 4 (T ransmit/Rec eiver Misc ellaneous
Parameters and Modes)
WR4 contains the control bits for both the receiver and the transmitter. These bits should
be set in the transmit and receiver initialization routine before issuing the contents of
WR1, WR3, WR6, and WR7. Bit positions for WR4 are shown in Figure 6–5. This register
is readable by executing a read to RR4 when D0 of WR15 and D6 of WR7 are set to ‘1’.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。