- 您現在的位置：買賣IC網 > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數資料
| 型號： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數： | 133/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁當前第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Register Description
AMD
6–23
Bit 2: Abort/
Flag
On Underrun
This bit affects only SDLC operation and is used to control how the SCC responds to a
transmit underrun condition. If this bit is set to ‘1’ and a transmit underrun occurs, the
SCC sends an abort and a flag instead of CRC. If the bit is reset, the SCC sends CRC on
a transmit underrun. At the beginning of this 16-bit transmission, the Transmit Underrun/
EOM bit is set, causing an External/Status interrupt. The CPU uses this status, along with
the byte count from memory or the DMA, to determine whether the frame must be
retransmitted. A transmit buffer Empty interrupt occurs at the end of this 16-bit transmis-
sion to start the next frame. If both this bit and the Mark/Flag Idle bit are set to ‘1’, all ‘1’s
are transmitted after the transmit underrun. This bit should be set after the first byte of
data is sent to the SCC and reset immediately after the last byte of data so that the frame
will be terminated properly with CRC and a flag. This bit is ignored in Loop mode, but the
programmed value is active upon exiting Loop mode. This bit is reset by a channel or
hardware reset.
Bit 1: Loop Mode
In SDLC mode, the initial set condition of this bit forces the SCC to connect TxD to TxD
and to begin searching the incoming data stream so that it can go on-loop. All bits perti-
nent to SDLC mode operation in other registers must be set before this mode is selected.
The transmitter and receiver should not be enabled until after this mode has been se-
lected. As soon as the Go Active On Poll bit is set and an EOP is received, the SCC goes
on-loop. If this bit is reset after the SCC is on-loop, the SCC waits for the next EOP to go
off-loop.
In synchronous modes, the SCC uses this bit, along with the Go Active On Poll bit, to
synchronize the transmitter to the receiver. The receiver should not be enabled until after
this mode is selected. The TxD pin is held marking when this mode is selected unless a
break condition is programmed. The receiver waits for a sync character to be received
and then enables the transmitter on a character boundary. The break condition, if pro-
grammed, is removed. This mode works properly with sync characters of 6, 8, or 16 bits.
This bit is ignored in Asynchronous mode and is reset by a channel or hardware reset.
Bit 0: 6 Bit/
8 Bit Sync
This bit is used to select a special case of synchronous modes. If this bit is set to ‘1’ in
Monosync mode, the receiver and transmitter sync characters are six bits long instead of
the usual eight. If this bit is set to ‘1’ in Bisync mode, the received sync will be 12 bits and
the transmitter sync character will remain 16 bits long. This bit is ignored in SDLC and
Asynchronous modes but still has effect in the special external sync modes. This bit is
reset by a channel or hardware reset.
6.2.12
WR11 is the Clock Mode Control register. The bits in this register control the sources of
both the receive and transmit clocks, the type of signal on the Sync and
RTxC
pins, and
the direction of the
TRxC
pin. Bit positions for WR11 are shown in Figure 6–13.
Write Register 11 (Cloc k Mode Control)
相關PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。