- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 164/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁當前第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
SCC Application Notes
AMD
7–15
7.4
7.4.1
The 8086 is a general purpose 16-bit microprocessor CPU. The CPU has a 16 bit data
bus multiplexed with sixteen address outputs. There are four additional address lines
(segment addresses which are multiplexed with STATUS) that increase the memory
range to 1 Mbyte. The 8086 addresses are specified as bytes. In a 16 bit word, the least
significant byte has the higher address. This is compatible with 8080, 8085, Z80 and
PDP11 addressing schemes but differs from the Z8000 and 68000 addressing.
INT ERFACING T O T HE 8086/80186
8086 (Also Called iAPX 86) Overview
The data bus is “asynchronous;” i.e, the CPU machine cycle can be stretched without
clock manipulation by inserting Wait states between T2 and T3 of a read or write cycle to
accommodate slower memory or peripherals. Unlike the 68000, the 8086 has separate
address spaces for I/O (64 kBytes).
The 8086 can operate in MIN. or MAX. mode. Maximum mode offloads certain bus con-
trol functions to a peripheral device and allows the CPU to operate efficiently in a co-proc-
essor environment. A brief discussion on both the MIN. and the MAX. modes follows.
MIN. mode
:
I/O addressing is define by a High or the IO/M output, and activated by
the RD output for reading from memory, or I/O or activated by the WR
output for writing to memory or I/O.
DMA
:
The Bus is requested by activating the HOLD input to the 8086. Bus
Grant is confirmed by the HLDA output from the 8086.
MAX. mode
:
I/O operation is controlled by two outputs from the 8288.
(8086 plus
IORC
: active during Read from I/O
8288)
IOWC
: active during Write to I/O
MRDC
: active during Read from memory
MWTC
: active during Write to memory
DMA
:
The Bus is requested and Bus Grant is acknowledged on the same pin
(
RQ
/
GT0
OR
RQ
/
GT1
) through a pulsed handshake.
Interrupts In MIN. and MAX . Modes:
Interrupt is requested by activating the INTR or NMI inputs to the 8086.
Interrupt is acknowledged by the
INTA
pin on a MIN. mode 8086 or by the
INTA
pin on
the 8288 in MAX. mode.
Note: There is no
RD
or
IORC
during the interrupt acknowledge sequence.
7.4.1.1
Most common systems demultiplex address and data. The Am8530H is compatible with
these systems.
T he 8086 and Am8530H Interfac e
Interface between the 8086 and the Am8530H peripheral device shows how to take ad-
vantage of its interrupt structure as shown in Figure 7–6.
INTACK
is generated by the
8086’s first
INTA
pulse. This allows about 800 nsec for the interrupt daisy chain to settle.
The second
INTA
pulse is then gated to the
RD
pin which places the vector on the bus. At
8MHz, two Wait States must be inserted. This design is the same when interfacing to the
186. It requires no additional Wait States. Diagrams in Figure 7–7 show the connections
for 74LS74 in both 5 MHz and 8 MHz operations of the 8086. Figure 7–8 is an alternate
implementation which can be used in place of the logic in the dotted area in Figure 7–6.
Note that the falling edge of
WR
must be delayed to meet data setup time requirements.
A Wait State must be inserted (not shown) to meet pulse width requirements during a
write.
相關PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。