參數(shù)資料
型號： AD9520-5/PCBZ
廠商： Analog Devices Inc
文件頁數(shù)： 54/76頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9520-5
設(shè)計資源： Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
Phase Coherent FSK Modulator (CN0186)
AD9520 Eval Brd Schematic
AD9520 BOM
標(biāo)準(zhǔn)包裝： 1
主要目的： 計時，時鐘發(fā)生器
已用 IC / 零件： AD9520-5
已供物品： 板
AD9520-5
Data Sheet
Rev. A | Page 58 of 76
REGISTER MAP DESCRIPTIONS
Table 45 to Table 55 provide a detailed description of each of the control register functions.
Table 45. SPI Mode Serial Port Configuration
Reg.
Addr.
(Hex)
Bits
Name
Description
0x000
7
SDO active
Selects unidirectional or bidirectional data transfer mode.
0: SDIO pin is used for write and read; SDO pin is high impedance (default).
1: SDO pin is used for read; SDIO pin is used for write; unidirectional mode.
6
LSB first/addr incr
SPI MSB or LSB data orientation. (This bit is ignored in I2C mode.)
0: data-oriented MSB first; addressing decrements (default).
1: data-oriented LSB first; addressing increments.
5
Soft reset
Soft reset.
1 (self-clearing): if the EEPROM pin is high, soft reset loads the register values from the EEPROM. If the
EEPROM pin is low, soft reset loads the register values to the on-chip defaults.
4
Unused
Unused.
[3:0]
Mirror[7:4]
Bits[3:0] should always mirror Bits[7:4] so that it does not matter whether the part is in MSB or LSB first mode
(see Register 0x000[6]). Set the bits as follows:
Bit 0 = Bit 7.
Bit 1 = Bit 6.
Bit 2 = Bit 5.
Bit 3 = Bit 4.
0x003
[7:0]
Part ID (read only)
Uniquely identifies the dash version (AD9520-0 to AD9520-5) of the AD9520, as follows:
0x004
[7:1]
Unused
Unused.
0x004
0
Read back
active registers
Selects register bank used for a readback.
0: reads back buffer registers (default).
1: reads back active registers.
Table 46. I2C Mode Serial Port Configuration
Reg.
Addr.
(Hex)
Bits
Name
Description
0x000
[7:6]
Unused
Unused.
5
Soft reset
Soft reset.
1 (self-clearing): if the EEPROM pin is high, soft reset loads the register values from the EEPROM. If the
EEPROM pin is low, soft reset loads the register values to the on chip defaults.
4
Unused
Unused.
[3:0]
Mirror[7:4]
Bits[3:0] should always mirror Bits[7:4] so that it does not matter whether the part is in MSB or LSB first
mode. See Table 45, Register 0x000, Bits[3:0].
0x003
[7:0]
Part ID (read only)
Uniquely identifies the dash version (AD9520-0 to AD9520-5) of the AD9520. See Table 45, Register 0x003.
0x004
[7:1]
Unused
Unused.
0x004
0
Read back active
registers
Selects register bank used for a readback.
0: reads back buffer registers (default).
1: reads back active registers.
Table 47. EEPROM Customer Version ID
Reg.
Addr.
(Hex)
Bits
Name
Description
0x005
[7:0]
EEPROM customer
version ID (LSB)
16-bit EEPROM ID[7:0]. This register, along with Register 0x006, allows the user to store a unique ID to
identify which version of the AD9520 register settings is stored in the EEPROM. It does not affect AD9520
operation in any way (default: 0x00).
0x006
[7:0]
EEPROM customer
version ID (MSB)
16-bit EEPROM ID[15:8]. This register, along with Register 0x005, allows the user to store a unique ID to
identify which version of the AD9520 register settings is stored in the EEPROM. It does not affect AD9520
operation in any way (default: 0x00).
相關(guān)PDF資料
PDF描述
ACM06DRYN CONN EDGECARD 12POS DIP .156 SLD
SPD42R-823M INDUCTOR PWR SHIELDED 82UH SMD
EBA30DTKS CONN EDGECARD 60POS DIP .125 SLD
CDK2000-LCO KIT EVAL PROTOTYPING CS2300-CP
ECE-T2GP821FA CAP ALUM 820UF 400V 20% SNAP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9521JH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521KH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521SE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521SH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521TE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*