- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16544 > AD9520-5/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9520-5 PDF資料下載
參數(shù)資料
| 型號： | AD9520-5/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 48/76頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9520-5 |
| 設(shè)計(jì)資源： | Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121) Phase Coherent FSK Modulator (CN0186) AD9520 Eval Brd Schematic AD9520 BOM |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時，時鐘發(fā)生器 |
| 已用 IC / 零件： | AD9520-5 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
AD9520-5
Data Sheet
Rev. A | Page 52 of 76
EEPROM OPERATIONS
The AD9520 contains an internal EEPROM (nonvolatile memory).
The EEPROM can be programmed by users to create and store
a user-defined register setting file when the power is off. This
setting file can be used for power-up and chip reset as a default
setting. The EEPROM size is 512 bytes.
Note that to guarantee proper loading of the EEPROM during
startup, a high-low-high pulse on the RESET pin should occur
after the power supply has stabilized.
During the data transfer process, the write and read registers via
the serial port are generally not available except for one readback
register, STATUS_EEPROM.
To determine the data transfer state through the serial port in
SPI mode, users can read the value of STATUS_EEPROM
(1b = in process; 0b = completed).
In IC mode, the user can address the AD9520 slave port with
the external IC master (send an address byte to the AD9520).
If the AD9520 responds with a no acknowledge bit, the data
transfer process does not take place. If AD9520 responds with an
acknowledge bit, the data transfer process is completed. The
user can monitor the STATUS_EEPROM register or program
the STATUS pin to monitor the status of the data transfer.
WRITING TO THE EEPROM
The EEPROM cannot be programmed directly through the serial
port interface. To program the EEPROM and store a register
setting file, do the following:
1. Program the AD9520-5-2 registers to the desired circuit state.
2. Program the EEPROM buffer registers, if necessary (see
the Programming the EEPROM Buffer Segment section).
This step is necessary only if the user wants to use the
EEPROM to control the default setting of some (but not all)
of the AD9520 registers or to control the register setting
update sequence during power-up or chip reset.
3. Set the enable EEPROM write bit (Register 0xB02[0]) to 1b
to enable the EEPROM.
4. Set the REG2EEPROM bit (Register 0xB03[0]) to 1b.
5. Set the IO_UPDATE bit (Register 0x232[0]) to 1b, which
starts the process of writing data into the EEPROM to
create the EEPROM setting file. This enables the AD9520
EEPROM controller to transfer the current register values,
as well as the memory address and instruction bytes from the
EEPROM buffer segment, into the EEPROM. After the
write process is completed, the internal controller sets
Register 0xB03[0] (REG2EEPROM) back to 0b.
The STATUS_EEPROM bit in the readback register
(Register 0xB00[0]) is used to indicate the data transfer
status between the EEPROM and the control registers
(0b = complete/inactive; 1b = in process/active). At the start
of the data transfer, STATUS_EEPROM is set to 1b by the
EEPROM controller and cleared to 0b at the end of the
data transfer.
The STATUS_EEPROM bit can be accessed through the
STATUS pin when the STATUS pin is programmed to
monitor the STATUS_EEPROM bit. Alternatively, the user
can monitor the STATUS_EEPROM bit directly by reading
the register.
6. When the data transfer process is done (Register 0xB00[0] =
0b), set the enable EEPROM write bit (Register 0xB02[0])
to 0b to disable writing to the EEPROM.
To verify that the data transfer has completed correctly, ensure
that Register 0xB01[0] = 0b. A value of 1b in this register indicates
a data transfer error. When an EEPROM save/load transfer is
complete, wait a minimum of 10 s before starting the next
EEPROM save/load transfer.
READING FROM THE EEPROM
The following reset-related events can start the process of
restoring the settings stored in EEPROM to control registers.
When the EEPROM pin is set high, do any of the following:
Power up the AD9520.
Perform a hardware chip reset by pulling the RESET pin
low and then releasing RESET.
Set the self-clearing soft reset bit (Register 0x000[5]) to 1b.
When the EEPROM pin is set low, set the self-clearing
SOFT_EEPROM bit (Register 0xB02[1]) to 1b. The AD9520
then starts to read the EEPROM and loads the values into the
active registers.
If the EEPROM pin is low during reset or power-up, the
EEPROM is not active, and the AD9520 default values are
loaded instead.
To verify that the data transfer has completed correctly, verify
that Register 0xB01[0] = 0b. A value of 1b in this register indicates
a data transfer error. When an EEPROM save/load transfer is
complete, wait a minimum of 10 s before starting the next
EEPROM save/load transfer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ACM06DRYN | CONN EDGECARD 12POS DIP .156 SLD |
| SPD42R-823M | INDUCTOR PWR SHIELDED 82UH SMD |
| EBA30DTKS | CONN EDGECARD 60POS DIP .125 SLD |
| CDK2000-LCO | KIT EVAL PROTOTYPING CS2300-CP |
| ECE-T2GP821FA | CAP ALUM 820UF 400V 20% SNAP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9521JH | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier |
| AD9521KH | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier |
| AD9521SE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier |
| AD9521SH | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier |
| AD9521TE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。