
Spartan-3 FPGA Family: DC and Switching Characteristics
12
www.xilinx.com
DS099-3 (v1.5) December 17, 2004
Advance Product Specification
R
I/O Timing
Table 13:
Pin-to-Pin Clock-to-Output Times for the IOB Output Path
Symbol
Clock-to-Output Times
T
ICKOFDCM
Description
Conditions
Device
Speed Grade
-5
Max
Units
-4
Max
When reading from the
Output Flip-Flop (OFF), the
time from the active
transition on the Global
Clock pin to data appearing
at the Output pin. The DCM
is in use.
LVCMOS25
(2)
, 12mA
output drive, Fast slew
rate, with DCM
(3)
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
2.04
1.45
1.45
2.07
2.05
2.03
1.94
2.00
3.70
3.89
3.91
4.00
4.07
4.19
4.44
4.38
2.35
1.75
1.75
2.39
2.36
2.34
2.24
2.30
4.24
4.46
4.48
4.59
4.66
4.80
5.09
5.02
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
T
ICKOF
When reading from OFF, the
time from the active
transition on the Global
Clock pin to data appearing
at the Output pin. The DCM
is not in use.
LVCMOS25
(2)
, 12mA
output drive, Fast slew
rate, without DCM
Notes:
1.
The numbers in this table are tested using the methodology presented in
Table 21
and are based on the operating conditions set
forth in
Table 5
and
Table 8
.
This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock
Input or a standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true,
add
the appropriate Input adjustment from
Table 17
. If the latter is true,
add
the appropriate Output adjustment from
Table 20
.
DCM output jitter is included in all measurements.
2.
3.