
Spartan-3 FPGA Family: Pinout Descriptions
DS099-4 (v1.6) January 17, 2005
Product Specification
www.xilinx.com
35
R
TQ144 Footprint
Figure 10:
TQ144 Package Footprint (top view). Note pin 1 indicator in top-left corner and logo orientation.
51
I/O:
Unrestricted, general-purpose user I/O
12
DUAL:
Configuration pin, then possible
user I/O
12
VREF:
User I/O or input voltage reference for
bank
14
DCI:
User I/O or reference resistor input for
bank
8
GCLK:
User I/O or global clock buffer
input
12
VCCO:
Output voltage supply for bank
7
CONFIG:
Dedicated configuration pins
4
JTAG:
Dedicated JTAG port pins
4
VCCINT:
Internal core voltage supply (+1.2V)
0
N.C.:
No unconnected pins in this package
16
GND:
Ground
4
VCCAUX:
Auxiliary voltage supply (+2.5V)
I
T
P
H
I
I
G
V
I
G
I
V
V
I
I
I
I
I
7
I
6
V
I
5
I
4
I
I
V
V
I
I
G
I
V
G
I
I
T
T
T
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
IO_L01P_7/VRN_7
IO_L01N_7/VRP_7
VCCO_LEFT
IO/VREF_7
IO_L20P_7
IO_L20N_7
IO_L21P_7
IO_L21N_7
1
2
3
4
5
6
7
8
9
108
IO_L01N_2/VRP_2
107
IO_L01P_2/VRN_2
106
VCCO_RIGHT
105
IO_L20N_2
104
IO_L20P_2
103
IO_L21N_2
102
IO_L21P_2
101
GND
100
IO_L22N_2
99
IO_L22P_2
98
IO_L23N_2/VREF_2
97
IO_L23P_2
96
IO_L24N_2
95
IO_L24P_2
94
GND
93
IO_L40N_2
92
IO_L40P_2/VREF_2
91
VCCO_RIGHT
90
IO_L40N_3/VREF_3
8
9
IO_L40P_3
88
GND
8
7
IO_L24N_3
8
6
IO_L24P_3
8
5
IO_L23N_3
8
4
IO_L23P_3/VREF_3
8
3
IO_L22N_3
8
2
IO_L22P_3
81
GND
8
0
IO_L21N_3
79
IO_L21P_3
78
IO_L20N_3
77
IO_L20P_3
76
IO
75
VCCO_RIGHT
74
IO_L01N_3/VRP_3
73
IO_L01P_3/VRN_3
X
GND
IO_L22P_7
IO_L22N_7
IO_L23P_7
IO_L23N_7
IO_L24P_7
IO_L24N_7
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
3
5
3
6
GND
IO_L40P_7
IO_L40N_7/VREF_7
VCCO_LEFT
IO_L40P_6/VREF_6
IO_L40N_6
GND
IO_L24P_6
IO_L24N_6/VREF_6
IO_L23P_6
IO_L23N_6
IO_L22P_6
IO_L22N_6
GND
IO_L21P_6
IO_L21N_6
IO_L20P_6
IO_L20N_6
VCCO_LEFT
IO_L01P_6/VRN_6
IO_L01N_6/VRP_6
3
3
3
4
4
4
4
4
4
4
4
4
4
5
5
5
5
5
5
5
5
5
5
6
6
6
6
6
6
6
6
6
6
7
7
7
M
M
M
I
_
G
V
I
G
I
I
V
V
I
I
I
I
V
I
I
I
I
I
I
V
V
I
G
I
V
G
I
I
I
D
C
Bank 5
(no DCI)
B
B
VCCO for
Top Edge
V
VCCO for Bottom Edge
Bank 0
Bank 1
B
Bank 4
B
V
DS099-4_08_121103