
Spartan-3 FPGA Family: Pinout Descriptions
DS099-4 (v1.6) January 17, 2005
Product Specification
www.xilinx.com
17
R
GCLK:
Global clock buffer inputs
IO_Lxxy_#/
GCLK0 through
GCLK7
UnusedPin
VREF:
I/O bank input reference voltage pins
IO_Lxxy_#/
VREF_#
UnusedPin
IO/VREF_#
UnusedPin
CONFIG:
Dedicated configuration pins
CCLK
CCLK (O)
CCLK (I)
CCLK (O)
CCLK (I)
CclkPin
ConfigRate
PROG_B
PROG_B (I)
(pull-up)
PROG_B (I)
(pull-up)
PROG_B (I)
(pull-up)
PROG_B (I)
(pull-up)
PROG_B (I),
Via JPROG_B
instruction
ProgPin
DONE
DONE (I/OD)
DONE (I/OD)
DONE (I/OD)
DONE (I/OD)
DONE (I/OD)
DriveDone
DonePin
DonePipe
M2
M2=0 (I)
M2=1 (I)
M2=0 (I)
M2=1 (I)
M2=1 (I)
M2Pin
M1
M1=0 (I)
M1=1 (I)
M1=1 (I)
M1=1 (I)
M1=0 (I)
M1Pin
M0
M0=0 (I)
M0=1 (I)
M0=1 (I)
M0=0 (I)
M0=1 (I)
M0Pin
HSWAP_EN
HSWAP_EN
(I)
HSWAP_EN
(I)
HSWAP_EN
(I)
HSWAP_EN
(I)
HSWAP_EN
(I)
HswapenPin
JTAG:
JTAG interface pins
TDI
TDI (I)
TDI (I)
TDI (I)
TDI (I)
TDI (I)
TdiPin
TMS
TMS (I)
TMS (I)
TMS (I)
TMS (I)
TMS (I)
TmsPin
TCK
TCK (I)
TCK (I)
TCK (I)
TCK (I)
TCK (I)
TckPin
TDO
TDO (O)
TDO (O)
TDO (O)
TDO (O)
TDO (O)
TdoPin
VCCO:
I/O bank output voltage supply pins
VCCO_4
(for DUAL pins)
Same voltage
as external
interface
Same voltage
as external
interface
Same voltage
as external
interface
Same voltage
as external
interface
VCCO_4
VCCO_5
(for DUAL pins)
VCCO_5
VCCO_5
Same voltage
as external
interface
Same voltage
as external
interface
VCCO_5
VCCO_#
VCCO_#
VCCO_#
VCCO_#
VCCO_#
VCCO_#
VCCAUX:
Auxiliary voltage supply pins
VCCAUX
+2.5V
+2.5V
+2.5V
+2.5V
+2.5V
Table 10:
Pin Behavior After Power-Up, During Configuration
(Continued)
Pin Name
Configuration Mode Settings <M2:M1:M0>
Bitstream
Configuration
Option
Serial Modes
SelectMap Parallel Modes
JTAG Mode
<1:0:1>
Master
<0:0:0>
Slave
<1:1:1>
Master
<0:1:1>
Slave
<1:1:0>