
CHAPTER 26 ELECTRICAL SPECIFICATIONS
User
’
s Manual U15862EJ3V0UD
715
(T
A
=
40 to
+
85
°
C, V
DD
= EV
DD
= AV
REF0
= 2.7 to 5.5 V, 2.7 V
≤
BV
DD
≤
V
DD
, 2.7 V
≤
AV
REF1
≤
V
DD
, V
SS
= EV
SS
=
BV
SS
= AV
SS
= 0 V, C
L
= 50 pF) (2/2)
Parameter
Symbol
Conditions
MIN.
MAX.
Unit
Address setup time (to ASTB
↓
)
t
SAST
<11>
0.5T
42
ns
Address hold time (from ASTB
↓
)
t
HSTA
<12>
0.5T
30
ns
Delay time from RD
↓
to address float
t
FRDA
<13>
32
ns
Data input setup time from address
t
SAID
<14>
(2
+
n)T
72
ns
Data input setup time from RD
↓
t
SRID
<15>
(1
+
n)T
40
ns
Delay time from ASTB
↓
to RD, WRm
↓
t
DSTRDWR
<16>
0.5T
35
ns
Data input hold time (from RD
↑
)
t
HRDID
<17>
0
ns
Address output time from RD
↑
t
DRDA
<18>
(1
+
i)T
32
ns
Delay time from RD, WRm
↑
to ASTB
↑
t
DRDWRST
<19>
0.5T
20
ns
Delay time from RD
↑
to ASTB
↓
t
DRDST
<20>
(1.5
+
i)T
20
ns
RD, WRm low-level width
t
WRDWRL
<21>
(1
+
n)T
20
ns
ASTB high-level width
t
WSTH
<22>
T
50
ns
Data output time from WRm
↓
t
DWROD
<23>
35
ns
Data output setup time (to WRm
↑
)
t
SODWR
<24>
(1
+
n)T
40
ns
Data output hold time (from WRm
↑
)
t
HWROD
<25>
T
30
ns
t
SAWT1
<26>
n
≥
1
1.5T
80
ns
WAIT setup time (to address)
t
SAWT2
<27>
(1.5
+
n)T
80
ns
t
HAWT1
<28>
n
≥
1
(0.5
+
n)T
ns
WAIT hold time (from address)
t
HAWT2
<29>
(1.5
+
n)T
ns
t
SSTWT1
<30>
n
≥
1
T
60
ns
WAIT setup time (to ASTB
↓
)
t
SSTWT2
<31>
(1
+
n)T
60
ns
t
HSTWT1
<32>
n
≥
1
nT
ns
WAIT hold time (from ASTB
↓
)
t
HSTWT2
<33>
(1
+
n)T
ns
HLDRQ high-level width
t
WHQH
<34>
T
+
10
ns
HLDAK low-level width
t
WHAL
<35>
T
15
ns
Delay time from HLDAK
↑
to bus output
t
DHAC
<36>
80
ns
Delay time from HLDRQ
↓
to HLDAK
↓
t
DHQHA1
<37>
(2n
+
7.5)T
+
70
ns
Delay time from HLDRQ
↑
to HLDAK
↑
t
DHQHA2
<38>
0.5T
1.5T
+
70
ns
Caution
Set the following in accordance with the usage conditions of the CPU operation clock frequency (n
= 0 to 3).
70 ns < 1/
f
CPU
< 84 ns
Set an address setup wait (ASWn bit = 1).
62.5 ns < 1/
f
CPU
< 70 ns
Set an address setup wait (ASWn bit = 1) and address hold wait (AHWn bit = 1).
Remarks 1.
T = 1/f
CPU
(f
CPU
: CPU operating clock frequency)
2.
n: Number of wait clocks inserted in the bus cycle.
The sampling timing changes when a programmable wait is inserted.
3.
m = 0, 1
4.
i: Number of idle states inserted after a read cycle (0 or 1).
5.
The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from
X1.