
CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51
User
’
s Manual U15862EJ3V0UD
355
TCE5n
Counting is disabled after the counter is cleared to 0 (counter disabled)
Start count operation
TCE5n
0
1
Control of count operation of 8-bit timer/event counter 5n
TMC5n
(n = 0, 1)
TMC5n6
0
TMC514
Note
LVS5n
LVR5n
TMC5n1
TOE5n
Mode in which clear & start occurs on match between TM5n register and CR5n register
PWM (free-running) mode
TMC5n6
0
1
Selection of operation mode of 8-bit timer/event counter 5n
Individual mode
Cascade connection mode (connected with TM50)
TMC514
0
1
Selection of individual mode or cascade connection mode for 8-bit timer/event counter 51
Unchanged
Reset timer output F/F to 0
Set timer output F/F to 1
Setting prohibited
LVS5n
0
0
1
1
Setting of status of timer output F/F
LVR5n
0
1
0
1
After reset: 00H R/W Address:
TMC51 FFFFF5C7H
TMC50 FFFFF5C6H
Disable inversion operation
Enable inversion operation
High active
Low active
TMC5n1
0
1
Other than PWM (free-running)
mode (TMC5n6 = 0)
Controls timer F/F
PWM (free-running) mode
(TMC5n6 = 1)
Selects active level
Disable output (TO5n pin is low level)
Enable output
TOE5n
0
1
Timer output control
<7>
6
5
4
3
2
1
<0>
Note
Bit 4 of the TMC50 register is fixed to 0.
Cautions 1. Because the TO51 and TI51 pins are alternate functions of the same pin, only one can
be used at one time.
2. The LVS5n and LVR5n bit settings are valid in modes other than the PWM mode.
3. Do not rewrite the TMC5n1 bit and TOE5n bit at the same time.
4. When switching to the PWM mode, do not rewrite the TMC5n6 bit and the LVS5n and
LVR5n bits at the same time.
5. Before rewriting the TMC5n6 bit or TMC514 bit, stop the timer operation.
Remarks 1.
In the PWM mode, the PWM output is set to the inactive level by TCE5n = 0.
2.
When the LVS5n and LVR5n bits are read, 0 is read.
3.
The values of the TMC5n6, LVS5n, LVR5n, TMC5n1, and TOE5n bits are reflected to the
TO5n output regardless of the TCE5n value.