
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 TO 05
User
’
s Manual U15862EJ3V0UD
342
Figure 7-24. Timing of One-Shot Pulse Output Operation with Software Trigger
0000H
N
N
N
N
N
M
M
M
M
N
M
N + 1
N
–
1
M
–
1
0001H
M + 1 M + 2
0000H
Count clock
TM0m count
CR0m1 set value
CR0m0 set value
OSPT0m
INTTM0m1
INTTM0m0
TO0m pin output
Set TMC0m to 0CH
(TM0m count starts)
Caution
16-bit timer counter 0m starts operating as soon as a value other than 00 (operation stop
mode) is set to the TMC0m3 and TMC0m2 bits.
Remark
m = 0, 1, 4, 5
N < M
(2) One-shot pulse output with external trigger (16-bit timer/event counters 04 and 05 only)
A one-shot pulse can be output from the TO0k pin by setting 16-bit timer mode control register 0k (TMC0k),
capture/compare control register 0k (CRC0k), and 16-bit timer output control register 0k (TOC0k) as shown in
Figure 7-25, and by using the valid edge of the TI0k0 pin as an external trigger.
The valid edge of the TI0k0 pin is specified by bits 4 and 5 (ESk00, ESk01) of prescaler mode register 0k
(PRM0k). The rising, falling, or both the rising and falling edges can be specified.
When the valid edge of the TI0k0 pin is detected, the 16-bit timer/event counter is cleared and started, and the
output becomes active at the count value set in advance to 16-bit timer capture/compare register 0k1 (CR0k1).
After that, the output becomes inactive at the count value set in advance to 16-bit timer capture/compare
register 0k0 (CR0k0)
Note
.
Note
The case where N < M is described here. When N > M, the output becomes active with the CR0k0
register and inactive with the CR0k1 register.
Cautions 1. Even if the external trigger is generated again while the one-shot pulse is output, it is
ignored.
2. The value of the CR0k0 and CR0k1 registers cannot be changed during timer count
operation. However, the CR0k1 register value can be changed in the PPG output mode.
For details, refer to 7.4.2 PPG output operation.
Remark
k = 4, 5