
CHAPTER 5 BUS CONTROL FUNCTION
User
’
s Manual U15862EJ3V0UD
284
5.9 Bus Priority
Bus hold, instruction fetch (branch), instruction fetch (successive), and operand data accesses are executed in the
external bus cycle.
Bus hold has the highest priority, followed by operand data access, instruction fetch (branch), and instruction fetch
(successive).
An instruction fetch may be inserted between the read access and write access in a read-modify-write access.
If an instruction is executed for two or more accesses, an instruction fetch and bus hold are not inserted between
accesses due to bus size limitations.
Table 5-7. Bus Priority
Priority
External Bus Cycle
Bus Master
High
Bus hold
External device
Operand data access
CPU
Instruction fetch (branch)
CPU
Low
Instruction fetch (successive)
CPU
5.10 Boundary Operation Conditions
5.10.1 Program space
(1) If a branch instruction exists at the upper limit of the internal RAM area, a prefetch operation straddling over
the on-chip peripheral I/O area (invalid fetch) does not occur.
(2) Instruction execution to the external memory area cannot be continued without a branch from the internal
ROM area to the external memory area.
5.10.2 Data space
The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 have an address misalign function.
With this function, data can be placed at all addresses, regardless of the format of the data (word data or halfword
data). However, if the word data or halfword data is not aligned at the boundary, a bus cycle is generated at least
twice, causing the bus efficiency to drop.
(1) Halfword-length data access
A byte-length bus cycle is generated twice if the least significant bit of the address is 1.
(2) Word-length data access
(a) A byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle are generated in that order
if the least significant bit of the address is 1.
(b) A halfword-length bus cycle is generated twice if the lower 2 bits of the address are 10.