參數(shù)資料
型號: SMJ34020AHT
廠商: Texas Instruments, Inc.
英文描述: GRAPHICS SYSTEM PROCESSOR
中文描述: 圖形系統(tǒng)處理器
文件頁數(shù): 76/92頁
文件大?。?/td> 1458K
代理商: SMJ34020AHT
SMJ34020A
GRAPHICS SYSTEMPROCESSOR
SGUS011B – APRIL 1991 – REVISED AUGUST 1995
76
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
local-bus timing: bus control inputs (see Note 4 and Figure 40)
NO.
’34020A-32
MIN
’34020A-40
MIN
UNIT
MAX
MAX
52
ta(CMV-LAV)
Access time, CAMD valid after address valid on LAD
3tQ–45
3tQ–37
ns
53
th(LA-CMV)
Hold time, CAMD valid after address no longer valid
on LAD
0
0
ns
54
ta(BCV-ALL)
Access time, control valid (LRDY, PGMD, SIZE16,
BUSFLT) after ALTCH low
3tQ–35+s
3tQ–27+ s
ns
55
th(CK2H-BCV)
Hold time, control (LRDY, PGMD, SIZE16, BUSFLT)
valid after LCLK2 high
0
0
ns
56
tsu(BCV-CK2H)
Setup time, SIZE16 valid before LCLK2 no longer
low
20
15
ns
CAMD, LRDY, PGMD, SIZE16, and BUSFLT are synchronous inputs. The specified setup, access and hold times must be met for proper device
operation.
NOTE 4: s= tQ if using the clock stretch;
s= 0 otherwise
Address
53
52
54
Valid
Valid
Valid
Valid
Valid
LAD
BUSFLT
SIZE16
PGMD
LRDY
ALTCH
CAMD
LCLK2
LCLK1
Q1
Q4
Q3
Q2
Q1
Q4
Q3
Q2
Q1
Q4
Q3
Q2
Q1
Valid
55
55
56
See clock stretch, page 20.
Figure 40. Local-Bus Timing: Bus Control Inputs
相關PDF資料
PDF描述
SMJ4256 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY
SMJ4256FV 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY
SMJ4256JD 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY
SMJ44400 1M x 4 DRAM DYNAMIC RANDOM-ACCESS MEMORY
SMJ44400HR 1M x 4 DRAM DYNAMIC RANDOM-ACCESS MEMORY
相關代理商/技術參數(shù)
參數(shù)描述
SMJ34020AHTM32 制造商:TI 制造商全稱:Texas Instruments 功能描述:GRAPHICS SYSTEM PROCESSOR
SMJ34020AHTM40 制造商:TI 制造商全稱:Texas Instruments 功能描述:GRAPHICS SYSTEM PROCESSOR
SMJ34020HTM28 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
SMJ34061GB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Non-VGA Video Controller
SMJ34061GBS 制造商:Rochester Electronics LLC 功能描述:- Bulk