- 您現(xiàn)在的位置：買賣IC網 > PDF目錄373427 > SMJ34020AHT (Texas Instruments, Inc.) GRAPHICS SYSTEM PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | SMJ34020AHT |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | GRAPHICS SYSTEM PROCESSOR |
| 中文描述： | 圖形系統(tǒng)處理器 |
| 文件頁數(shù)： | 67/92頁 |
| 文件大?。?/td> | 1458K |
| 代理商： | SMJ34020AHT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
SMJ34020A
GRAPHICS SYSTEMPROCESSOR
SGUS011B – APRIL 1991 – REVISED AUGUST 1995
67
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
CLKIN and RESET timing requirements (see Figure 33)
NO.
SMJ34020A-32
MIN
’34020A-40
MIN
UNIT
MAX
MAX
1
tc(CKI)
tw(CKIH)
tw(CKIL)
tt(CKI)
th(CKI-RSL)
Cycle time, period of CLKIN (4tQ)
Pulse duration, CLKIN high
31.25
50
25
50
ns
2
10
8
ns
3
Pulse duration, CLKIN low
10
2
15
8
ns
4
Transition time, CLKIN
5
2
12
5
ns
5
Hold time, RESET low after CLKIN high
ns
6
tsu(RSH-CKI)
Setup time, RESET high to CLKIN no longer
low
10
6
ns
7
t(RSL)
tw(RSL)
Pulse duration,
RESET low
Initial reset during powerup
160tQ– 40§
16tQ– 40§
160tQ– 40§
16tQ– 40§
ns
Reset during active operation
8
tsu(CSL-RSH)
Setup time, HCS low to RESET high to
configure self-bootstrap mode
8tQ+55
8tQ+55
ns
9
td(CSH-RSH)
Delay time, HCS no longer low to RESET high
to configure self-bootstrap mode
4tQ– 50
4tQ– 50
ns
10
tw(CSL)
Pulse duration, HCS low to configure GSP in
self-bootstrap mode
4tQ+55
4tQ+55
ns
These values are based on computer simulation and are not tested.
These timings are required only to synchronize the SMJ34020A to a particular quarter cycle.
§The initial reset pulse on powerup must remain valid until all internal states have been initialized. Resets applied after the SMJ34020A has been
initialized need to be present only long enough to be recognized by the internal logic; the internal logic maintains an internal reset until all internal
states have been initialized (34 LCLK1 cycles).
Parameter 9 is the maximum amount by which the RESET low-to-high transition can be delayed after the start of the HCS low-to-high transition
and still assure that the SMJ34020A is configured to run in the self-bootstrap mode (HLT bit = 0) following the end of reset.
2
1
3
4
4
5
6
7
8
9
10
CLKIN
RESET
HCS
Figure 33. CLKIN and RESET Timing Requirements
相關PDF資料 |
PDF描述 |
|---|---|
| SMJ4256 | 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY |
| SMJ4256FV | 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY |
| SMJ4256JD | 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY |
| SMJ44400 | 1M x 4 DRAM DYNAMIC RANDOM-ACCESS MEMORY |
| SMJ44400HR | 1M x 4 DRAM DYNAMIC RANDOM-ACCESS MEMORY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SMJ34020AHTM32 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:GRAPHICS SYSTEM PROCESSOR |
| SMJ34020AHTM40 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:GRAPHICS SYSTEM PROCESSOR |
| SMJ34020HTM28 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| SMJ34061GB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Non-VGA Video Controller |
| SMJ34061GBS | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。