- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365565 > SiI0680ACLU144 (Silicon Image, Inc.) PCI to IDE/ATA PDF資料下載
參數(shù)資料
| 型號： | SiI0680ACLU144 |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI to IDE/ATA |
| 中文描述： | PCI到IDE / ATA的 |
| 文件頁數(shù)： | 5/124頁 |
| 文件大?。?/td> | 820K |
| 代理商： | SII0680ACLU144 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
Silicon Image, Inc.
9.7.16
9.7.17
9.7.18
9.7.19
9.7.20
9.7.21
9.7.22
9.7.23
9.7.24
9.7.25
9.7.26
9.7.27
9.7.28
9.7.29
9.7.30
9.7.31
9.7.32
9.7.33
9.7.34
9.7.35
9.7.36
9.7.37
9.7.38
9.7.39
9.7.40
9.7.41
9.7.42
9.7.43
9.7.44
9.7.45
9.7.46
9.7.47
9.7.48
9.7.49
9.7.50
9.7.51
9.7.52
10. Design for Testability ...................................................................................................................103
10.1 Test Mode Register.................................................................................................................................. 104
10.2 NAND Tree Test........................................................................................................................................ 104
10.3 Full Chip Internal Scan............................................................................................................................ 106
10.4 PLL TEST.................................................................................................................................................. 107
10.4.1 BYPASSING the VCO...........................................................................................................................................107
10.4.2 TESTING the VCO................................................................................................................................................107
11. Programming Sequences.............................................................................................................108
11.1 Recommended Initialization Sequence for the SiI 0680A.................................................................... 108
11.2 ATA/ATAPI Device Initialization............................................................................................................. 108
11.3 Initialization of Controller Channel Timing Registers.......................................................................... 109
NOTE: When using PIO to perform a data transfer, this register only instructs the controller as to whether or not it should
monitor the IORDY signal when the task file data register is accessed. Any value other than 00
H
will cause the controller
to monitor the IORDY signal.............................................................................................................................................110
11.4 Issue ATA Command............................................................................................................................... 110
11.5 IDE PIO Mode Read/Write Operation ..................................................................................................... 110
If no error, repeat the previous four steps until all data for the write command has been transferred or an error has been
detected. ..........................................................................................................................................................................111
11.6 Watchdog Timer Operation..................................................................................................................... 111
11.7 IDE PIO Mode Read Ahead Operation ................................................................................................... 113
11.8 IDE MDMA/UDMA Read/Write Operation............................................................................................... 113
11.9 IDE Virtual DMA Read/Write Operation ................................................................................................. 114
SiI0680A PCI to IDE/ATA
Data Sheet
2006 Silicon Image, Inc.
SiI-DS-0069-C
5
FLASH Memory Data...........................................................................................................................................80
EEPROM Memory Address – Command + Status ..............................................................................................81
EEPROM Memory Data.......................................................................................................................................81
FIFO Port – IDE0.................................................................................................................................................82
FIFO Pointers1– IDE0 .........................................................................................................................................82
FIFO Pointers2– IDE0 .........................................................................................................................................83
FIFO Port – IDE1.................................................................................................................................................83
FIFO Pointers1– IDE1 .........................................................................................................................................84
FIFO Pointers2– IDE1 .........................................................................................................................................84
IDE0 Task File Register 0....................................................................................................................................85
IDE0 Task File Register 1....................................................................................................................................85
IDE0 Task File Register 2....................................................................................................................................86
IDE0 Read Ahead Data .......................................................................................................................................86
IDE0 Task File Register 0 – Command Buffering................................................................................................87
IDE0 Task File Register 1 – Command Buffering................................................................................................87
IDE0 UDMA Control.............................................................................................................................................88
IDE0 Virtual DMA/PIO Read Ahead Byte Count..................................................................................................88
IDE0 Task File Timing + Configuration + Status..................................................................................................89
IDE0 PIO Timing..................................................................................................................................................90
IDE0 DMA Timing................................................................................................................................................91
IDE0 UDMA Timing .............................................................................................................................................92
Test Register – IDE0 ...........................................................................................................................................93
Data Transfer Mode – IDE0.................................................................................................................................94
IDE1 Task File Register 0....................................................................................................................................94
IDE1 Task File Register 1....................................................................................................................................95
IDE1 Task File Register 2....................................................................................................................................95
IDE1 Read/Write Ahead Data..............................................................................................................................96
IDE1 Task File Register 0 – Command Buffering................................................................................................96
IDE1 Task File Register 1 – Command Buffering................................................................................................97
Rserved Register.................................................................................................................................................97
IDE1 Virtual DMA/PIO Read Ahead Byte Count..................................................................................................98
IDE1 Task File Timing + Configuration + Status..................................................................................................98
IDE1 PIO Timing..................................................................................................................................................99
IDE1 DMA Timing..............................................................................................................................................100
IDE1 UDMA Timing ...........................................................................................................................................100
Test Register – IDE1 .........................................................................................................................................101
Data Transfer Mode – IDE1...............................................................................................................................102
相關PDF資料 |
PDF描述 |
|---|---|
| SII0680 | SteelVine⑩ Host Controller |
| SII1000 | PanelLink Receivers |
| SII1151 | TELECOMMANDER USB(PC&Mac OS X) FOR DESKTOP ROVER |
| SiI1151CLU | CASE,MEDIUM-DUTY ABS,2807, FOAM FILLED,w/HANDLE,BLACK |
| SII1160 | CASE,HEAVY-DUTY POLY,201407, FOAM FILLED,w/HANDLE,BLACK |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SII1000 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receivers |
| SII100N06 | 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules |
| SII100N12 | 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules |
| SII100S12 | 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:絕緣柵雙極型晶體管（IGBT）Isolated Gate Bipolar Transistor (IGBTs)，SPT技術的IGBT模塊SPT IGBT Modules (Soft Punch Through Technology)。 |
| SII1151 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。