- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365565 > SiI0680ACL144 (Silicon Image, Inc.) PCI to IDE/ATA PDF資料下載
參數(shù)資料
| 型號(hào)： | SiI0680ACL144 |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI to IDE/ATA |
| 中文描述： | PCI到IDE / ATA的 |
| 文件頁(yè)數(shù)： | 77/124頁(yè) |
| 文件大?。?/td> | 820K |
| 代理商： | SII0680ACL144 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)當(dāng)前第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
Silicon Image, Inc.
9.7.10
PCI Bus Master Byte Count – IDE1
Address Offset: 2C
H
Access Type: Read Only
Reset Value: 0x0000_0000
SiI0680A PCI to IDE/ATA
Data Sheet
2006 Silicon Image, Inc.
SiI-DS-0069-C
77
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
E
Byte Count High
Byte Count Low
This register defines the byte count register in the PCI bus master logic for IDE Channel #1 in the SiI 0680A. The register bits
are defined below.
Bit [31]
: End of Table (R). This bit set indicates that this is the last entry in the PRD table.
Bit [30:16]
Byte Count High (R). This bit field is the PRD entry byte count extension for Large Block Transfer
Mode. Under generic mode, this bit field is reserved and returns zeros on a read.
Bit [15:00]
Byte Count Low (R). This bit field reflects the current DMA1 byte count value.
9.7.11
Address Offset: 40
H
Access Type: Read/Write
Reset Value: 0x0000_0000
FIFO Valid Byte Count and Control – IDE0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
FIFO Valid Byte Count – IDE0
R
FIFO Wr Req Ctrl – IDE0
R
FIFO Rd Req Ctrl – IDE0
This register defines the FIFO valid byte count register and PCI bus request control for IDE Channel #0 in the SiI 0680A. The
register bits are defined below.
Bit [31:25]
: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [24:16]
: FIFO Valid Byte Count – IDE0 (R). This bit field provides the valid byte count for the data FIFO for
IDE Channel #0. A value of 000
H
indicates empty, while a value of 100
H
indicates a full FIFO with 256 bytes.
Bit [15:14]
: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [13:08]
: FIFO Wr Req Ctrl – IDE0 (R/W) – FIFO Write Request Control. This bit field defines the FIFO
threshold to assign DMA0 priority when requesting a PCI bus for a write operation. A value of 00
H
indicates that
DMA0 write request priority is set to 1 whenever the FIFO contains greater than zero DWords, while a value of 3F
H
indicates that DMA0 write request priority is set to 1 whenever the FIFO contains greater than 63 Dwords. This
bit field is useful when two DMA channels are competing for accessing PCI bus.
When the two DMA channels request the PCI bus at the same time, the one with the higher priority will have the
bus when it’s granted to the SiI 0680A. If the two DMA channels have the same priority, the channel that had the
bus last will have the bus when it’s granted to the SiI 0680A.
When one DMA channel is controlling the PCI bus, and the other channel requests the PCI bus, if the channel
currently controlling the PCI bus has the same or higher priority, it remains controlling the bus. However, if the
channel requesting the PCI bus has higher priority, the lower priority channel terminates the PCI transaction,
yielding the bus to the channel with the higher priority.
Bit [07:06]
: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [05:00]
: FIFO Rd Req Ctrl – IDE0 (R/W) – FIFO Read Request Control. This bit field defines the FIFO
threshold to assign DMA0 priority when requesting a PCI for a read operation. A value of 00
H
indicates that
DMA0 read request priority is set to 1 whenever the FIFO has greater than zero Dwords available space , while a
value of 3F indicates that DMA0 read request priority is set to 1 whenever the FIFO has greater than 63 Dwords
available space. This bit field is useful when two DMA channels are competing for accessing the PCI bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SiI0680ACLU144 | PCI to IDE/ATA |
| SII0680 | SteelVine⑩ Host Controller |
| SII1000 | PanelLink Receivers |
| SII1151 | TELECOMMANDER USB(PC&Mac OS X) FOR DESKTOP ROVER |
| SiI1151CLU | CASE,MEDIUM-DUTY ABS,2807, FOAM FILLED,w/HANDLE,BLACK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII0680ACLU144 | 制造商:Silicon Image Inc 功能描述:STEELVINE HOST CONTROLLER |
| SII1000 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receivers |
| SII100N06 | 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules |
| SII100N12 | 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules |
| SII100S12 | 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:絕緣柵雙極型晶體管（IGBT）Isolated Gate Bipolar Transistor (IGBTs)，SPT技術(shù)的IGBT模塊SPT IGBT Modules (Soft Punch Through Technology)。 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。