參數(shù)資料
型號(hào): SiI0680ACL144
廠商: Silicon Image, Inc.
英文描述: PCI to IDE/ATA
中文描述: PCI到IDE / ATA的
文件頁(yè)數(shù): 71/124頁(yè)
文件大?。?/td> 820K
代理商: SII0680ACL144
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)當(dāng)前第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
Silicon Image, Inc.
Address
Offset
SiI0680A PCI to IDE/ATA
Data Sheet
2006 Silicon Image, Inc.
SiI-DS-0069-C
71
Register Name
31
16
15
00
Access
Type
CC
H
IDE1 Read Ahead Data
R/W
D0
H
IDE1 TF Starting
Sector Number2
IDE1 TF Sector
Count2
IDE1 TF
Features2 IDE1
TF Error2
Reserved
R/W
D4
H
IDE1 TF
Cmd+Sts2
IDE1 TF
Device+Head2
IDE1 TF Cylinder
High2
IDE1 TF Cylinder
Low2
R/W
D8
H
Reserved
-
DC
H
IDE1 Virtual DMA/PIO Read Ahead Byte Count
R/W
E0
H
IDE1 TF Timing
IDE1 Config
+ Status
IDE1 Cmd
+ Status
R/W
E4
H
IDE1 Device 1 PIO Timing
IDE1 Device 0 PIO Timing
R/W
E8
H
IDE1 Device 1 DMA Timing
IDE1 Device 0 DMA Timing
R/W
EC
H
IDE1 Device 1 UDMA Timing
IDE1 Device 0 UDMA Timing
R/W
F0
H
IDE1 Test Register
R/W
F4
H
Reserved
IDE1 Data
Transfer Mode
R/W
F8
H
Reserved
-
FC
H
Reserved
-
Table 9-7: SiI 0680A Internal Register Space – Base Address 5
9.7.1
Address Offset: 00
H
Access Type: Read/Write
Reset Value: 0x0000_XX00
PCI Bus Master – IDE0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
P
P
P
R
I
P
P
I
I
Software
Reserved
P
R
P
This register defines the PCI bus master register for IDE Channel #0 in the SiI 0680A. The register bits are defined below.
Bit [31:24]
: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [23]
: PBM Simplex (R) – PCI Bus Master Simplex Only. This read-only bit field is hardwired to zero to
indicate that both IDE channels can operate as PCI bus master at any time.
Bit [22]
: PBM DMA Cap 1 (R/W) – PCI Bus Master DMA Capable – Device 1. This bit field has no effect. The
device is always capable of DMA as a PCI bus master.
Bit [21]
: PBM DMA Cap 0 (R/W) – PCI Bus Master DMA Capable – Device 0. This bit field has no effect. The
device is always capable of DMA as a PCI bus master.
Bit [20:19]
: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [18]
: IDE0 DMA Comp (R/W1C) – IDE0 DMA Completion Interrupt. During write DMA operation, This bit set
indicates that the IDE0 interrupt has been asserted and all data has been written to system memory. During
Read
DMA,
This
bit
set
indicates
that
the
IDE0
interrupt
has
been
asserted.
相關(guān)PDF資料
PDF描述
SiI0680ACLU144 PCI to IDE/ATA
SII0680 SteelVine⑩ Host Controller
SII1000 PanelLink Receivers
SII1151 TELECOMMANDER USB(PC&Mac OS X) FOR DESKTOP ROVER
SiI1151CLU CASE,MEDIUM-DUTY ABS,2807, FOAM FILLED,w/HANDLE,BLACK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII0680ACLU144 制造商:Silicon Image Inc 功能描述:STEELVINE HOST CONTROLLER
SII1000 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receivers
SII100N06 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules
SII100N12 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules
SII100S12 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:絕緣柵雙極型晶體管(IGBT)Isolated Gate Bipolar Transistor (IGBTs),SPT技術(shù)的IGBT模塊SPT IGBT Modules (Soft Punch Through Technology)。