- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄365565 > SiI0680ACL144 (Silicon Image, Inc.) PCI to IDE/ATA PDF資料下載
參數(shù)資料
| 型號(hào)： | SiI0680ACL144 |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI to IDE/ATA |
| 中文描述： | PCI到IDE / ATA的 |
| 文件頁(yè)數(shù)： | 110/124頁(yè) |
| 文件大小： | 820K |
| 代理商： | SII0680ACL144 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)當(dāng)前第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
SiI0680A PCI to IDE/ATA
Data Sheet
program into this register for each PIO mode. If there is more than one device attached to the channel,
select the PIO mode of the slowest device. If PIO mode 3 or 4 is selected, bit 9 of the IDEx Task File
Timing + Configuration + Status register must also be set to enable the controller to monitor the state of the
IORDY signal.
Set the PIO data transfer timing. The PIO data transfer timing is set by programming bits [15:0] for device 0,
or bits [31:16] for device 1, of the IDEx PIO Timing register. See section 13.2.2 for recommended values to
program into this register for each PIO mode. The default value of this register sets the timing slow enough
to work with any ATA/ATAPI device, so this step is optional if the ATA/ATAPI device will not be used in PIO
mode.
Set the multiword DMA data transfer timing. This step is necessary only if the ATA/ATAPI device will be
operated in a multiword DMA mode. The multiword DMA timing is set by programming bits [15:0] for device
0, or bits [31:16] for device 1, of the IDEx DMA Timing register. See section 13.2.3 for recommended values
to program into this register for each multiword DMA mode.
Set the Ultra DMA data transfer timing. This step is necessary only if the ATA/ATAPI device will be operated
in an Ultra DMA mode. The Ultra DMA timing is set by programming bits [15:0] for device 0, or bits [31:16]
for device 1, of the IDEx UDMA Timing register. See sections 13.2.4 and 13.2.5 for recommended values to
program into this register for each Ultra DMA mode.
In order to use the controller’s DMA capability to perform the data transfer for an ATA/ATAPI command, the
controller needs to be configured for the transfer mode to use when transferring data to or from the ATA bus.
The data transfer mode is set by programming bits [1:0] for device 0, or bits [5:4] for device 1, of the IDEx
Data Transfer Mode register. The transfer mode select values are listed below:
00
B
= PIO Mode without IORDY monitoring
01
B
= PIO Mode with IORDY monitoring
10
B
= Multiword DMA
11
B
= Ultra DMA
NOTE:
When using PIO to perform a data transfer, this register only instructs the controller as to whether or not it should
monitor the IORDY signal when the task file data register is accessed. Any value other than 00
H
will cause the
controller to monitor the IORDY signal.
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0069-C
110
11.4 Issue ATA Command
The following describes the sequence to issue a read/write type command to an ATA device.
Select the IDE device. The IDE device is selected by programming bits [23:16] in the IDEx Task File
Register 1 register.
Set the number of sectors to be transferred by programming bits [23:16] of the IDEx Task File Register 0
register.
Set the location of data to be transferred. The location is defined by programming the following.
Bits [31:24] in the IDEx Task File Register 0 register define the Starting Sector.
Bits [23:16] in the IDEx Task File Register 1 register define the Device and Head value.
Bits [15:08] in the IDEx Task File Register 1 register define the Cylinder High value.
Bits [07:00] in the IDEx Task File Register 1 register define the Cylinder Low value.
Issue the Read/Write PIO/DMA command by programming bits [31:24] in the IDEx Task File Register 1
register with the command desired.
11.5 IDE PIO Mode Read/Write Operation
Once the SiI 0680A is initialized via the initialization sequence described in Section 11.1, the ATA device has been initialized
for PIO mode data transfer per the guidelines in section 11.2, and the controller channel has been initialized for PIO mode data
transfer per the instructions in section 11.3, PIO read/write operations may be performed by following the programming
sequence described below.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SiI0680ACLU144 | PCI to IDE/ATA |
| SII0680 | SteelVine⑩ Host Controller |
| SII1000 | PanelLink Receivers |
| SII1151 | TELECOMMANDER USB(PC&Mac OS X) FOR DESKTOP ROVER |
| SiI1151CLU | CASE,MEDIUM-DUTY ABS,2807, FOAM FILLED,w/HANDLE,BLACK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII0680ACLU144 | 制造商:Silicon Image Inc 功能描述:STEELVINE HOST CONTROLLER |
| SII1000 | 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:PanelLink Receivers |
| SII100N06 | 制造商:SIRECTIFIER 制造商全稱(chēng):Sirectifier Semiconductors 功能描述:NPT IGBT Modules |
| SII100N12 | 制造商:SIRECTIFIER 制造商全稱(chēng):Sirectifier Semiconductors 功能描述:NPT IGBT Modules |
| SII100S12 | 制造商:SIRECTIFIER 制造商全稱(chēng):Sirectifier Semiconductors 功能描述:絕緣柵雙極型晶體管（IGBT）Isolated Gate Bipolar Transistor (IGBTs)，SPT技術(shù)的IGBT模塊SPT IGBT Modules (Soft Punch Through Technology)。 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。