- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365565 > SiI0680ACL144 (Silicon Image, Inc.) PCI to IDE/ATA PDF資料下載
參數(shù)資料
| 型號(hào)： | SiI0680ACL144 |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI to IDE/ATA |
| 中文描述： | PCI到IDE / ATA的 |
| 文件頁(yè)數(shù)： | 49/124頁(yè) |
| 文件大?。?/td> | 820K |
| 代理商： | SII0680ACL144 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
Silicon Image, Inc.
Bit 21
: 66 MHz Capable (R) – 66 MHz PCI Operation Capable. This bit is hardwired to 0 to indicate that the SiI
0680A is not 66 MHz capable.
Bit 20
: Capabilities List (R) – PCI Capabilities List. This bit is hardwired to 1 to indicate that the SiI 0680A has a
PCI Power Management Capabilities register linked at offset 34
H
.
Bit [19:10]
: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit 09
: Fast B-to-B Enable (R) – Fast Back-to-Back Enable. This bit is hardwired to 0 to indicate that the SiI
0680A does not support Fast Back-to-Back operations as bus master.
Bit 08
: SERR Enable (R/W) – SERR Output Enable. This bit set enables the SiI 0680A to drive the PCI SERR#
pin when it detects an address parity error. The Parity Error Response bit (06) must also be set to enable
SERR# reporting.
Bit 07
: Address Stepping (R) – Address Stepping Enable. This bit is hardwired to 0 to indicate that the SiI
0680A does not support Address Stepping.
Bit 06
: Par Error Response (R/W) – Parity Error Response Enable. This bit set enables the SiI 0680A to
respond to parity errors on the PCI bus. If this bit is cleared, the SiI 0680A will ignore PCI parity errors.
Bit 05
: VGA Palette (R) – VGA Palette Snoop Enable. This bit is hardwired to 0 to indicate that the SiI 0680A
does not support VGA Palette Snooping.
Bit 04
: Mem Wr & Inv (R) – Memory Write and Invalidate Enable. This bit is hardwired to 0 to indicate that the
SiI 0680A does not support Memory Write and Invalidate.
Bit 03
: Special Cycles (R) – Special Cycles Enable. This bit is hardwired to 0 to indicate that the SiI 0680A does
not respond to Special Cycles.
Bit 02
: Bus Master (R/W) – Bus Master Enable. This bit set enables the SiI 0680A to act as PCI bus master.
Bit 01
: Memory Space (R/W) – Memory Space Enable. This bit set enables the SiI 0680A to respond to PCI
memory space access.
Bit 00
: IO Space (R/W) – IO Space Enable. This bit set enables the SiI 0680A to respond to PCI IO space
access.
9.1.3
PCI Class Code – Revision ID
Address Offset: 08
H
Access Type: Read/Write
Reset Value: 0x0101_8501
SiI0680A PCI to IDE/ATA
Data Sheet
2006 Silicon Image, Inc.
SiI-DS-0069-C
49
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
PCI Class Code
PCI Prog Int
I
I
I
I
Revision ID
This register defines the various control functions associated with the PCI bus. The register bits are defined below.
Bit [31:08]
: PCI Class Code (R) – PCI Class Code. This value in this bit field is determined by any one of three
options:
1) the default value, set by an external jumper:
If JP = 0, the value is 010400h for RAID mode
If JP = 1, the value is 010185h for ATA mode
2) loaded from an external memory device : If an external memory device – FLASH or EEPROM – is
present with the correct signature, the PCI Class Code is loaded from that device after reset. The
correct signature for an EEPROM device is the data pattern 55AA
H
at addresses [03
H
:02
H
] and 55AA
H
at addresses [01
H
:00
H
]. The correct signature for a FLASH device is the data pattern AA55
H
at
addresses [7FFFF
H
:7FFFE
H
] and 55
H
at address 7FFFC
H
. See chapter 8 for details.
3) system programmable : If Bit 0 of the Configuration register (40
H
) is set, to enables writes, the three
bytes are system programmable.
Bit [07:00]
: Revision ID (R) – Chip Revision ID. This bit field is hardwired to 01
H
to indicate the first revision
silicon.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SiI0680ACLU144 | PCI to IDE/ATA |
| SII0680 | SteelVine⑩ Host Controller |
| SII1000 | PanelLink Receivers |
| SII1151 | TELECOMMANDER USB(PC&Mac OS X) FOR DESKTOP ROVER |
| SiI1151CLU | CASE,MEDIUM-DUTY ABS,2807, FOAM FILLED,w/HANDLE,BLACK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII0680ACLU144 | 制造商:Silicon Image Inc 功能描述:STEELVINE HOST CONTROLLER |
| SII1000 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receivers |
| SII100N06 | 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules |
| SII100N12 | 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules |
| SII100S12 | 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:絕緣柵雙極型晶體管（IGBT）Isolated Gate Bipolar Transistor (IGBTs)，SPT技術(shù)的IGBT模塊SPT IGBT Modules (Soft Punch Through Technology)。 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。