參數(shù)資料
型號(hào)： SiI0680ACL144
廠商： Silicon Image, Inc.
英文描述： PCI to IDE/ATA
中文描述： PCI到IDE / ATA的
文件頁(yè)數(shù)： 5/124頁(yè)
文件大?。?/td> 820K
代理商： SII0680ACL144
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
Silicon Image, Inc.
9.7.16
9.7.17
9.7.18
9.7.19
9.7.20
9.7.21
9.7.22
9.7.23
9.7.24
9.7.25
9.7.26
9.7.27
9.7.28
9.7.29
9.7.30
9.7.31
9.7.32
9.7.33
9.7.34
9.7.35
9.7.36
9.7.37
9.7.38
9.7.39
9.7.40
9.7.41
9.7.42
9.7.43
9.7.44
9.7.45
9.7.46
9.7.47
9.7.48
9.7.49
9.7.50
9.7.51
9.7.52
10. Design for Testability ...................................................................................................................103
10.1 Test Mode Register.................................................................................................................................. 104
10.2 NAND Tree Test........................................................................................................................................ 104
10.3 Full Chip Internal Scan............................................................................................................................ 106
10.4 PLL TEST.................................................................................................................................................. 107
10.4.1 BYPASSING the VCO...........................................................................................................................................107
10.4.2 TESTING the VCO................................................................................................................................................107
11. Programming Sequences.............................................................................................................108
11.1 Recommended Initialization Sequence for the SiI 0680A.................................................................... 108
11.2 ATA/ATAPI Device Initialization............................................................................................................. 108
11.3 Initialization of Controller Channel Timing Registers.......................................................................... 109
NOTE: When using PIO to perform a data transfer, this register only instructs the controller as to whether or not it should
monitor the IORDY signal when the task file data register is accessed. Any value other than 00
H
will cause the controller
to monitor the IORDY signal.............................................................................................................................................110
11.4 Issue ATA Command............................................................................................................................... 110
11.5 IDE PIO Mode Read/Write Operation ..................................................................................................... 110
If no error, repeat the previous four steps until all data for the write command has been transferred or an error has been
detected. ..........................................................................................................................................................................111
11.6 Watchdog Timer Operation..................................................................................................................... 111
11.7 IDE PIO Mode Read Ahead Operation ................................................................................................... 113
11.8 IDE MDMA/UDMA Read/Write Operation............................................................................................... 113
11.9 IDE Virtual DMA Read/Write Operation ................................................................................................. 114
SiI0680A PCI to IDE/ATA
Data Sheet
2006 Silicon Image, Inc.
SiI-DS-0069-C
5
FLASH Memory Data...........................................................................................................................................80
EEPROM Memory Address – Command + Status ..............................................................................................81
EEPROM Memory Data.......................................................................................................................................81
FIFO Port – IDE0.................................................................................................................................................82
FIFO Pointers1– IDE0 .........................................................................................................................................82
FIFO Pointers2– IDE0 .........................................................................................................................................83
FIFO Port – IDE1.................................................................................................................................................83
FIFO Pointers1– IDE1 .........................................................................................................................................84
FIFO Pointers2– IDE1 .........................................................................................................................................84
IDE0 Task File Register 0....................................................................................................................................85
IDE0 Task File Register 1....................................................................................................................................85
IDE0 Task File Register 2....................................................................................................................................86
IDE0 Read Ahead Data .......................................................................................................................................86
IDE0 Task File Register 0 – Command Buffering................................................................................................87
IDE0 Task File Register 1 – Command Buffering................................................................................................87
IDE0 UDMA Control.............................................................................................................................................88
IDE0 Virtual DMA/PIO Read Ahead Byte Count..................................................................................................88
IDE0 Task File Timing + Configuration + Status..................................................................................................89
IDE0 PIO Timing..................................................................................................................................................90
IDE0 DMA Timing................................................................................................................................................91
IDE0 UDMA Timing .............................................................................................................................................92
Test Register – IDE0 ...........................................................................................................................................93
Data Transfer Mode – IDE0.................................................................................................................................94
IDE1 Task File Register 0....................................................................................................................................94
IDE1 Task File Register 1....................................................................................................................................95
IDE1 Task File Register 2....................................................................................................................................95
IDE1 Read/Write Ahead Data..............................................................................................................................96
IDE1 Task File Register 0 – Command Buffering................................................................................................96
IDE1 Task File Register 1 – Command Buffering................................................................................................97
Rserved Register.................................................................................................................................................97
IDE1 Virtual DMA/PIO Read Ahead Byte Count..................................................................................................98
IDE1 Task File Timing + Configuration + Status..................................................................................................98
IDE1 PIO Timing..................................................................................................................................................99
IDE1 DMA Timing..............................................................................................................................................100
IDE1 UDMA Timing ...........................................................................................................................................100
Test Register – IDE1 .........................................................................................................................................101
Data Transfer Mode – IDE1...............................................................................................................................102
相關(guān)PDF資料
PDF描述
SiI0680ACLU144 PCI to IDE/ATA
SII0680 SteelVine⑩ Host Controller
SII1000 PanelLink Receivers
SII1151 TELECOMMANDER USB(PC&Mac OS X) FOR DESKTOP ROVER
SiI1151CLU CASE,MEDIUM-DUTY ABS,2807, FOAM FILLED,w/HANDLE,BLACK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII0680ACLU144 制造商:Silicon Image Inc 功能描述:STEELVINE HOST CONTROLLER
SII1000 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receivers
SII100N06 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules
SII100N12 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules
SII100S12 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:絕緣柵雙極型晶體管（IGBT）Isolated Gate Bipolar Transistor (IGBTs)，SPT技術(shù)的IGBT模塊SPT IGBT Modules (Soft Punch Through Technology)。
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*