參數(shù)資料
型號(hào): SII0680A
廠商: Silicon Image, Inc.
英文描述: PCI to IDE/ATA
中文描述: PCI到IDE / ATA的
文件頁數(shù): 55/124頁
文件大?。?/td> 820K
代理商: SII0680A
Silicon Image, Inc.
Bit [19]
: PME Clock (R) – Power Management Event Clock. This bit is hardwired to 0. The SiI 0680A does not
support PME.
Bit [18:16]
: PPM Rev (R) – PCI Power Management Revision. This bit field is hardwired to 010
B
to indicate
compliance with the PCI Power Management Interface Specification revision 1.1.
Bit [15:08]
: Next Item Pointer (R) – PCI Additional Capability Next Item Pointer. This bit field is hardwired to 00
H
to indicate that there are no additional items on the Capabilities List.
Bit [07:00]
: Capability ID (R) – PCI Additional Capability ID. This bit field is hardwired to 01
H
to indicate that this
Capabilities List is a PCI Power Management definition.
9.1.18
Power Management Control + Status
Address Offset: 64
H
Access Type: Read/Write
Reset Value: 0x6400_4000
SiI0680A PCI to IDE/ATA
Data Sheet
2006 Silicon Image, Inc.
SiI-DS-0069-C
55
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
PPM Data Reserved
P
P
PPM Data Sel
P
Reserved
P
This register defines the power management capabilities associated with the PCI bus. The register bits are defined below.
Bit [31:24]
: PPM Data (R) – PCI Power Management Data. This bit field is hardwired to 64h.
Bit [23:16]
: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [15]
:
PME Status (R) – PME Status. This bit field is hardwired to 0. The SiI 0680A does not support PME.
Bit [14:13]
:
PPM Data Scale (R) – PCI Power Management Data Scale. This bit field is hardwired to 11
B
to
indicate a scaling factor of one.
Bit [12:09]
:
PPM Data Sel (R/W) – PCI Power Management Data Select. This bit field is set by the system to
indicate which data field is to be reported through the PPM Data bits.
Bit [08]
:
PME Ena (R) – PME Enable. This bit field is hardwired to 0. The SiI 0680A does not support PME.
Bit [07:02]
:
Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [01:00]
:
PPM Power State (R/W) – PCI Power Management Power State. This bit field is set by the system
to dictate the current Power State: 00 = D0 (Normal Operation), 01 = D1, 10 = D2, and 11 = D3 Hot.
9.1.19
Address Offset: 70
H
Access Type: Read/Write
Reset Value: 0x0000_0000
PCI Bus Master – IDE0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
P
Reserved
P
P
R
I
P
P
Reserved
Reserved
P
R
P
This register defines the PCI bus master register for IDE Channel #0 in the SiI 0680A. The register bits are also mapped to
Base Address 4, Offset 00
H
, Base Address 5, Offset 00
H
, and Base Address 5, Offset 10
H
. See Section 9.7.1 for bit
definitions.
相關(guān)PDF資料
PDF描述
SiI0680ACL144 PCI to IDE/ATA
SiI0680ACLU144 PCI to IDE/ATA
SII0680 SteelVine⑩ Host Controller
SII1000 PanelLink Receivers
SII1151 TELECOMMANDER USB(PC&Mac OS X) FOR DESKTOP ROVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII0680ACL144 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to IDE/ATA
SII0680ACLU144 制造商:Silicon Image Inc 功能描述:STEELVINE HOST CONTROLLER
SII1000 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receivers
SII100N06 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules
SII100N12 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules