參數(shù)資料
型號(hào)： SII0680A
廠商： Silicon Image, Inc.
英文描述： PCI to IDE/ATA
中文描述： PCI到IDE / ATA的
文件頁數(shù)： 28/124頁
文件大?。?/td> 820K
代理商： SII0680A
SiI0680A PCI to IDE/ATA
Data Sheet
PCI Frame Cycle
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0069-C
28
Pin Name: PCI_FRAME_N
Pin Number: 104
Cycle Frame is driven by the current master to indicate the beginning and duration of an access. PCI_FRAME_N is asserted
to indicate that a bus transaction is beginning. While PCI_FRAME_N is asserted, data transfers continue. When
PCI_FRAME_N is de-asserted, the transaction is in the final data phase or has completed.
PCI Initiator Ready
Pin Name: PCI_IRDY_N
Pin Number: 105
Initiator Ready indicates the initializing agent’s (bus master’s) ability to complete the current data phase of the transaction.
This signal is used with PCI_TRDY_N. A data phase is completed on any clock when both PCI_IRDY_N and PCI_TRDY_N
are sampled as asserted. Wait cycles are inserted until both PCI_IRDY_N and PCI_TRDY_N are asserted together.
PCI Target Ready
Pin Name: PCI_TRDY_N
Pin Number: 106
Target Ready indicates the target agent’s ability to complete the current data phase of the transaction. PCI_TRDY_N is used
with PCI_IRDY_N. A data phase is completed on any clock when both PCI_TRDY_N and PCI_IRDY_N are sampled asserted.
During a read, PCI_TRDY_N indicates that valid data is present on PCI_AD[31:0]. During a write, it indicates the target is
prepared to accept data.
PCI Device Select
Pin Name: PCI_DEVSEL_N
Pin Number: 107
Device Select, when actively driven, indicates the driving device has decoded its address as the target of the current access.
As an input, PCI_DEVSEL_N indicates to a master whether any device on the bus has been selected.
PCI Stop
Pin Name: PCI_STOP_N
Pin Number: 110
PCI_STOP_N indicates the current target is requesting that the master stop the current transaction.
PCI Parity Error
Pin Name: PCI_PERR_N
Pin Number: 111
PCI_PERR_N indicates a data parity error between the current master and target on PCI. On a write transaction, the target
always signals data parity errors back to the master on PCI_PERR_N. On a read transaction, the master asserts
PCI_PERR_N to indicate to the system that an error was detected.
PCI System Error
Pin Name: PCI_SERR_N
Pin Number: 112
System Error is for reporting address parity errors, data parity errors on Special Cycle Command, or any other system error
where the result will be catastrophic. The PCI_SERR_N is a pure open drain and is actively driven for a single PCI clock by
the agent reporting the error. The assertion of PCI_SERR_N is synchronous to the clock and meets the setup and hold times
of all bused signals. However, the restoring of PCI_SERR_N to the de-asserted state is accomplished by a weak pull-up. Note
that if an agent does not want a non-maskable interrupt (NMI) to be generated, a different reporting mechanism is required.
PCI Parity
Pin Name: PCI_PAR
相關(guān)PDF資料
PDF描述
SiI0680ACL144 PCI to IDE/ATA
SiI0680ACLU144 PCI to IDE/ATA
SII0680 SteelVine⑩ Host Controller
SII1000 PanelLink Receivers
SII1151 TELECOMMANDER USB(PC&Mac OS X) FOR DESKTOP ROVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII0680ACL144 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to IDE/ATA
SII0680ACLU144 制造商:Silicon Image Inc 功能描述:STEELVINE HOST CONTROLLER
SII1000 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receivers
SII100N06 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules
SII100N12 制造商:SIRECTIFIER 制造商全稱:Sirectifier Semiconductors 功能描述:NPT IGBT Modules
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*