- 您現(xiàn)在的位置：買賣IC網 > PDF目錄372116 > SAA8200HL (NXP SEMICONDUCTORS) Ensation Base integrated wireless audio baseband PDF資料下載
參數(shù)資料
| 型號： | SAA8200HL |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | Ensation Base integrated wireless audio baseband |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-407-1, LQFP-100 |
| 文件頁數(shù)： | 29/71頁 |
| 文件大?。?/td> | 298K |
| 代理商： | SAA8200HL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
SAA8200HL_2
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Preliminary data sheet
Rev. 02 — 17 October 2005
29 of 71
Philips Semiconductors
SAA8200HL
Ensation Base integrated wireless audio baseband
7.11 SPDIF inputs
One input is provided, this SPDIF input is fed through a bit slicer which is used to
re-generate the bitstream signal, allowing for a higher robustness of the link.
The SPDIF input hardware consists of a series connection of a bit slicer, which is an
analog module, the SPDIF decoder and a SPDIF input block. This SPDIF input block is
almost the same as the SPDIF input blocks which are connected to the SPDIF input pads.
The only difference between the SPDIF input blocks is that the input format of the SPDIF
input block is fixed in hardware to accept only SPD3 format.
The SPDIF decoder is running on a dedicated clock, which should lie between 36 MHz
and 69 MHz. In this clock domain signal SPD3_BCK is generated, which is treated by the
I
2
S-bus input block as a bit clock. This bit clock is again routed via the CGU to be able to
insert the test clock during test mode. The SPDIF input decoder latches it’s output data on
the negative edge of SPD3_BCK. The I
2
S-bus input will latch the data on the positive
edge of the bit clock. This guarantees reliable data transfer even though the clock is
delayed by the path through the CGU.
The word select from the SPDIF input decoder is routed to the CGU. This makes it
possible to lock the audio PLL to the incoming SPDIF stream.
7.12 I
2
S-bus
The supported audio formats for the control modes are:
I
2
S-bus
LSB-justified, 16-bit
LSB-justified, 18-bit
LSB-justified, 20-bit
LSB-justified, 24-bit (only for the output interface).
The bit clock BCK can be up to 128f
s
, or in other words the BCK frequency is 128 times
the WS frequency or less: f
BCK
≤
128f
WS
.
相關PDF資料 |
PDF描述 |
|---|---|
| SAA9042 | Teletext Circuit |
| SAA9057 | |
| SAA9065 | Video enhancement and D/A processor(VEDA) |
| SAA9068 | Picture-In-Picture Controller(PIPCO) |
| SAA9069 | DIGITAL VERTICAL FILTER(DVF) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA8200HL/N100,518 | 制造商:ST-Ericsson 功能描述:SAA8200HL Series Ensation Base Integrated Wireless Audio Baseband - LQFP-100 |
| SAA8510EV1UM | 制造商:STMicroelectronics 功能描述: |
| SA-A870-FREQ | 制造商:NEL 制造商全稱:Nel Frequency Controls,inc 功能描述:Positive ECL (PECL) |
| SA-A871-FREQ | 制造商:NEL 制造商全稱:Nel Frequency Controls,inc 功能描述:Positive ECL (PECL) |
| SA-A877-FREQ | 制造商:NEL 制造商全稱:Nel Frequency Controls,inc 功能描述:Positive ECL (PECL) |
發(fā)布緊急采購，3分鐘左右您將得到回復。