- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > Pentium III cpu with mobile (Intel Corp.) Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動模塊連接器2奔III處理器) PDF資料下載
參數(shù)資料
| 型號： | Pentium III cpu with mobile |
| 廠商： | Intel Corp. |
| 英文描述： | Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動模塊連接器2奔III處理器) |
| 中文描述： | 奔騰III處理器的移動模塊連接器2（絲裂霉素2）（帶移動模塊連接器2奔三處理器） |
| 文件頁數(shù)： | 17/64頁 |
| 文件大?。?/td> | 773K |
| 代理商： | PENTIUM III CPU WITH MOBILE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Pentium
III Processor Mobile Module MMC-2
245304-003
Datasheet
11
3.1.5
Processor and PIIX4E/M Sideband Signals
Table 5
provides descriptions of the processor and PIIX4E/M sideband signals.
NOTE:
See
Table 8
for V_CPUPU definition.
Table 5. Processor and PIIX4E/M Sideband Signal Descriptions
Name
Type
Voltage
Description
FERR#
O D
CMOS
V_CPUPU
Numeric Co-processor Error:
This signal functions as an FERR#
signal supporting co-processor errors. This signal is tied to the co-
processor error signal on the processor and is pulled active low by the
processor to the PIIX4E/M.
IGNNE#
I D
CMOS
V_CPUPU
Ignore Error:
This open-drain signal is connected to the Ignore Error
pin on the processor and is driven by the PIIX4E/M.
INT#
I D
CMOS
V_CPUPU
Initialization:
INIT# is asserted by the PIIX4E/M to the processor for
system initialization. This signal is an open-drain.
INTR
I D
CMOS
V_CPUPU
Processor Interrupt:
The
PIIX4E/M drives INTR to signal the
processor that an interrupt request is pending and needs to be serviced.
This signal is an open-drain.
NMI
I D
CMOS
V_CPUPU
Non-maskable Interrupt:
NMI is used to force a non-maskable
interrupt to the processor.
The PIIX4E/M ISA bridge generates an NMI
when either SERR# or IOCHK# is asserted, depending on how the NMI
Status and Control Register is programmed. This signal is an open-
drain.
A20M#
I D
CMOS
V_CPUPU
Address Bit 20 Mask:
When enabled, this open-drain signal causes
the processor to emulate the address wraparound at 1 MB, which
occurs on the Intel 8086 processor.
SMI#
I D
CMOS
V_CPUPU
System Management Interrupt:
SMI# is an active-low synchronous
output from the PIIX4E/M that is asserted in response to one of many
enabled hardware or software events.
The SMI# open-drain signal can
be an asynchronous input to the processor.
However, in this chipset
SMI# is synchronous to PCLK.
STPCLK#
I D
CMOS
V_CPUPU
Stop Clock:
STPCLK# is an active-low, synchronous open-drain output
from the PIIX4E/M that is asserted in response to one of many
hardware or software events.
STPCLK# connects directly to the
processor and is synchronous to PCICLK.
When the processor samples
STPCLK# asserted, it responds by entering a low-power state (Quick
Start). The processor will only exit this mode when this signal is
deasserted.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| pentium III CPU | Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器) |
| pentium III processor | 32 bit Processor Mobile Module(32 位帶移動模塊處理器) |
| Pentium OverDrive Processor | Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術(shù)奔騰超速轉(zhuǎn)動處理器) |
| pentium pro processor | Pentium Pro Processor with 1MB L2 Cache at 200MHZ(1兆比特L2高速緩存頻率200兆赫茲處理器) |
| pentium processor with MMX | 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。